]>
Commit | Line | Data |
---|---|---|
296af7c9 BS |
1 | /* |
2 | * QEMU System Emulator | |
3 | * | |
4 | * Copyright (c) 2003-2008 Fabrice Bellard | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
7 | * of this software and associated documentation files (the "Software"), to deal | |
8 | * in the Software without restriction, including without limitation the rights | |
9 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
10 | * copies of the Software, and to permit persons to whom the Software is | |
11 | * furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
20 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
21 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
22 | * THE SOFTWARE. | |
23 | */ | |
24 | ||
25 | /* Needed early for CONFIG_BSD etc. */ | |
26 | #include "config-host.h" | |
27 | ||
83c9089e | 28 | #include "monitor/monitor.h" |
a4e15de9 | 29 | #include "qapi/qmp/qerror.h" |
9c17d615 | 30 | #include "sysemu/sysemu.h" |
022c62cb | 31 | #include "exec/gdbstub.h" |
9c17d615 PB |
32 | #include "sysemu/dma.h" |
33 | #include "sysemu/kvm.h" | |
de0b36b6 | 34 | #include "qmp-commands.h" |
296af7c9 | 35 | |
1de7afc9 | 36 | #include "qemu/thread.h" |
9c17d615 PB |
37 | #include "sysemu/cpus.h" |
38 | #include "sysemu/qtest.h" | |
1de7afc9 PB |
39 | #include "qemu/main-loop.h" |
40 | #include "qemu/bitmap.h" | |
cb365646 | 41 | #include "qemu/seqlock.h" |
a4e15de9 | 42 | #include "qapi-event.h" |
9cb805fd | 43 | #include "hw/nmi.h" |
0ff0fc19 JK |
44 | |
45 | #ifndef _WIN32 | |
1de7afc9 | 46 | #include "qemu/compatfd.h" |
0ff0fc19 | 47 | #endif |
296af7c9 | 48 | |
6d9cb73c JK |
49 | #ifdef CONFIG_LINUX |
50 | ||
51 | #include <sys/prctl.h> | |
52 | ||
c0532a76 MT |
53 | #ifndef PR_MCE_KILL |
54 | #define PR_MCE_KILL 33 | |
55 | #endif | |
56 | ||
6d9cb73c JK |
57 | #ifndef PR_MCE_KILL_SET |
58 | #define PR_MCE_KILL_SET 1 | |
59 | #endif | |
60 | ||
61 | #ifndef PR_MCE_KILL_EARLY | |
62 | #define PR_MCE_KILL_EARLY 1 | |
63 | #endif | |
64 | ||
65 | #endif /* CONFIG_LINUX */ | |
66 | ||
182735ef | 67 | static CPUState *next_cpu; |
27498bef ST |
68 | int64_t max_delay; |
69 | int64_t max_advance; | |
296af7c9 | 70 | |
321bc0b2 TC |
71 | bool cpu_is_stopped(CPUState *cpu) |
72 | { | |
73 | return cpu->stopped || !runstate_is_running(); | |
74 | } | |
75 | ||
a98ae1d8 | 76 | static bool cpu_thread_is_idle(CPUState *cpu) |
ac873f1e | 77 | { |
c64ca814 | 78 | if (cpu->stop || cpu->queued_work_first) { |
ac873f1e PM |
79 | return false; |
80 | } | |
321bc0b2 | 81 | if (cpu_is_stopped(cpu)) { |
ac873f1e PM |
82 | return true; |
83 | } | |
8c2e1b00 | 84 | if (!cpu->halted || cpu_has_work(cpu) || |
215e79c0 | 85 | kvm_halt_in_kernel()) { |
ac873f1e PM |
86 | return false; |
87 | } | |
88 | return true; | |
89 | } | |
90 | ||
91 | static bool all_cpu_threads_idle(void) | |
92 | { | |
182735ef | 93 | CPUState *cpu; |
ac873f1e | 94 | |
bdc44640 | 95 | CPU_FOREACH(cpu) { |
182735ef | 96 | if (!cpu_thread_is_idle(cpu)) { |
ac873f1e PM |
97 | return false; |
98 | } | |
99 | } | |
100 | return true; | |
101 | } | |
102 | ||
946fb27c PB |
103 | /***********************************************************/ |
104 | /* guest cycle counter */ | |
105 | ||
a3270e19 PB |
106 | /* Protected by TimersState seqlock */ |
107 | ||
71468395 | 108 | static int64_t vm_clock_warp_start = -1; |
946fb27c PB |
109 | /* Conversion factor from emulated instructions to virtual clock ticks. */ |
110 | static int icount_time_shift; | |
111 | /* Arbitrarily pick 1MIPS as the minimum allowable speed. */ | |
112 | #define MAX_ICOUNT_SHIFT 10 | |
a3270e19 | 113 | |
946fb27c PB |
114 | static QEMUTimer *icount_rt_timer; |
115 | static QEMUTimer *icount_vm_timer; | |
116 | static QEMUTimer *icount_warp_timer; | |
946fb27c PB |
117 | |
118 | typedef struct TimersState { | |
cb365646 | 119 | /* Protected by BQL. */ |
946fb27c PB |
120 | int64_t cpu_ticks_prev; |
121 | int64_t cpu_ticks_offset; | |
cb365646 LPF |
122 | |
123 | /* cpu_clock_offset can be read out of BQL, so protect it with | |
124 | * this lock. | |
125 | */ | |
126 | QemuSeqLock vm_clock_seqlock; | |
946fb27c PB |
127 | int64_t cpu_clock_offset; |
128 | int32_t cpu_ticks_enabled; | |
129 | int64_t dummy; | |
c96778bb FK |
130 | |
131 | /* Compensate for varying guest execution speed. */ | |
132 | int64_t qemu_icount_bias; | |
133 | /* Only written by TCG thread */ | |
134 | int64_t qemu_icount; | |
946fb27c PB |
135 | } TimersState; |
136 | ||
d9cd4007 | 137 | static TimersState timers_state; |
946fb27c PB |
138 | |
139 | /* Return the virtual CPU time, based on the instruction counter. */ | |
17a15f1b | 140 | static int64_t cpu_get_icount_locked(void) |
946fb27c PB |
141 | { |
142 | int64_t icount; | |
4917cf44 | 143 | CPUState *cpu = current_cpu; |
946fb27c | 144 | |
c96778bb | 145 | icount = timers_state.qemu_icount; |
4917cf44 | 146 | if (cpu) { |
99df7dce | 147 | if (!cpu_can_do_io(cpu)) { |
946fb27c PB |
148 | fprintf(stderr, "Bad clock read\n"); |
149 | } | |
28ecfd7a | 150 | icount -= (cpu->icount_decr.u16.low + cpu->icount_extra); |
946fb27c | 151 | } |
3f031313 | 152 | return timers_state.qemu_icount_bias + cpu_icount_to_ns(icount); |
946fb27c PB |
153 | } |
154 | ||
17a15f1b PB |
155 | int64_t cpu_get_icount(void) |
156 | { | |
157 | int64_t icount; | |
158 | unsigned start; | |
159 | ||
160 | do { | |
161 | start = seqlock_read_begin(&timers_state.vm_clock_seqlock); | |
162 | icount = cpu_get_icount_locked(); | |
163 | } while (seqlock_read_retry(&timers_state.vm_clock_seqlock, start)); | |
164 | ||
165 | return icount; | |
166 | } | |
167 | ||
3f031313 FK |
168 | int64_t cpu_icount_to_ns(int64_t icount) |
169 | { | |
170 | return icount << icount_time_shift; | |
171 | } | |
172 | ||
946fb27c | 173 | /* return the host CPU cycle counter and handle stop/restart */ |
cb365646 | 174 | /* Caller must hold the BQL */ |
946fb27c PB |
175 | int64_t cpu_get_ticks(void) |
176 | { | |
5f3e3101 PB |
177 | int64_t ticks; |
178 | ||
946fb27c PB |
179 | if (use_icount) { |
180 | return cpu_get_icount(); | |
181 | } | |
5f3e3101 PB |
182 | |
183 | ticks = timers_state.cpu_ticks_offset; | |
184 | if (timers_state.cpu_ticks_enabled) { | |
185 | ticks += cpu_get_real_ticks(); | |
186 | } | |
187 | ||
188 | if (timers_state.cpu_ticks_prev > ticks) { | |
189 | /* Note: non increasing ticks may happen if the host uses | |
190 | software suspend */ | |
191 | timers_state.cpu_ticks_offset += timers_state.cpu_ticks_prev - ticks; | |
192 | ticks = timers_state.cpu_ticks_prev; | |
946fb27c | 193 | } |
5f3e3101 PB |
194 | |
195 | timers_state.cpu_ticks_prev = ticks; | |
196 | return ticks; | |
946fb27c PB |
197 | } |
198 | ||
cb365646 | 199 | static int64_t cpu_get_clock_locked(void) |
946fb27c | 200 | { |
5f3e3101 | 201 | int64_t ticks; |
cb365646 | 202 | |
5f3e3101 PB |
203 | ticks = timers_state.cpu_clock_offset; |
204 | if (timers_state.cpu_ticks_enabled) { | |
205 | ticks += get_clock(); | |
946fb27c | 206 | } |
cb365646 | 207 | |
5f3e3101 | 208 | return ticks; |
cb365646 LPF |
209 | } |
210 | ||
211 | /* return the host CPU monotonic timer and handle stop/restart */ | |
212 | int64_t cpu_get_clock(void) | |
213 | { | |
214 | int64_t ti; | |
215 | unsigned start; | |
216 | ||
217 | do { | |
218 | start = seqlock_read_begin(&timers_state.vm_clock_seqlock); | |
219 | ti = cpu_get_clock_locked(); | |
220 | } while (seqlock_read_retry(&timers_state.vm_clock_seqlock, start)); | |
221 | ||
222 | return ti; | |
946fb27c PB |
223 | } |
224 | ||
c2aa5f81 ST |
225 | /* return the offset between the host clock and virtual CPU clock */ |
226 | int64_t cpu_get_clock_offset(void) | |
227 | { | |
228 | int64_t ti; | |
229 | unsigned start; | |
230 | ||
231 | do { | |
232 | start = seqlock_read_begin(&timers_state.vm_clock_seqlock); | |
233 | ti = timers_state.cpu_clock_offset; | |
234 | if (!timers_state.cpu_ticks_enabled) { | |
235 | ti -= get_clock(); | |
236 | } | |
237 | } while (seqlock_read_retry(&timers_state.vm_clock_seqlock, start)); | |
238 | ||
239 | return -ti; | |
240 | } | |
241 | ||
cb365646 LPF |
242 | /* enable cpu_get_ticks() |
243 | * Caller must hold BQL which server as mutex for vm_clock_seqlock. | |
244 | */ | |
946fb27c PB |
245 | void cpu_enable_ticks(void) |
246 | { | |
cb365646 LPF |
247 | /* Here, the really thing protected by seqlock is cpu_clock_offset. */ |
248 | seqlock_write_lock(&timers_state.vm_clock_seqlock); | |
946fb27c PB |
249 | if (!timers_state.cpu_ticks_enabled) { |
250 | timers_state.cpu_ticks_offset -= cpu_get_real_ticks(); | |
251 | timers_state.cpu_clock_offset -= get_clock(); | |
252 | timers_state.cpu_ticks_enabled = 1; | |
253 | } | |
cb365646 | 254 | seqlock_write_unlock(&timers_state.vm_clock_seqlock); |
946fb27c PB |
255 | } |
256 | ||
257 | /* disable cpu_get_ticks() : the clock is stopped. You must not call | |
cb365646 LPF |
258 | * cpu_get_ticks() after that. |
259 | * Caller must hold BQL which server as mutex for vm_clock_seqlock. | |
260 | */ | |
946fb27c PB |
261 | void cpu_disable_ticks(void) |
262 | { | |
cb365646 LPF |
263 | /* Here, the really thing protected by seqlock is cpu_clock_offset. */ |
264 | seqlock_write_lock(&timers_state.vm_clock_seqlock); | |
946fb27c | 265 | if (timers_state.cpu_ticks_enabled) { |
5f3e3101 | 266 | timers_state.cpu_ticks_offset += cpu_get_real_ticks(); |
cb365646 | 267 | timers_state.cpu_clock_offset = cpu_get_clock_locked(); |
946fb27c PB |
268 | timers_state.cpu_ticks_enabled = 0; |
269 | } | |
cb365646 | 270 | seqlock_write_unlock(&timers_state.vm_clock_seqlock); |
946fb27c PB |
271 | } |
272 | ||
273 | /* Correlation between real and virtual time is always going to be | |
274 | fairly approximate, so ignore small variation. | |
275 | When the guest is idle real and virtual time will be aligned in | |
276 | the IO wait loop. */ | |
277 | #define ICOUNT_WOBBLE (get_ticks_per_sec() / 10) | |
278 | ||
279 | static void icount_adjust(void) | |
280 | { | |
281 | int64_t cur_time; | |
282 | int64_t cur_icount; | |
283 | int64_t delta; | |
a3270e19 PB |
284 | |
285 | /* Protected by TimersState mutex. */ | |
946fb27c | 286 | static int64_t last_delta; |
468cc7cf | 287 | |
946fb27c PB |
288 | /* If the VM is not running, then do nothing. */ |
289 | if (!runstate_is_running()) { | |
290 | return; | |
291 | } | |
468cc7cf | 292 | |
17a15f1b PB |
293 | seqlock_write_lock(&timers_state.vm_clock_seqlock); |
294 | cur_time = cpu_get_clock_locked(); | |
295 | cur_icount = cpu_get_icount_locked(); | |
468cc7cf | 296 | |
946fb27c PB |
297 | delta = cur_icount - cur_time; |
298 | /* FIXME: This is a very crude algorithm, somewhat prone to oscillation. */ | |
299 | if (delta > 0 | |
300 | && last_delta + ICOUNT_WOBBLE < delta * 2 | |
301 | && icount_time_shift > 0) { | |
302 | /* The guest is getting too far ahead. Slow time down. */ | |
303 | icount_time_shift--; | |
304 | } | |
305 | if (delta < 0 | |
306 | && last_delta - ICOUNT_WOBBLE > delta * 2 | |
307 | && icount_time_shift < MAX_ICOUNT_SHIFT) { | |
308 | /* The guest is getting too far behind. Speed time up. */ | |
309 | icount_time_shift++; | |
310 | } | |
311 | last_delta = delta; | |
c96778bb FK |
312 | timers_state.qemu_icount_bias = cur_icount |
313 | - (timers_state.qemu_icount << icount_time_shift); | |
17a15f1b | 314 | seqlock_write_unlock(&timers_state.vm_clock_seqlock); |
946fb27c PB |
315 | } |
316 | ||
317 | static void icount_adjust_rt(void *opaque) | |
318 | { | |
40daca54 AB |
319 | timer_mod(icount_rt_timer, |
320 | qemu_clock_get_ms(QEMU_CLOCK_REALTIME) + 1000); | |
946fb27c PB |
321 | icount_adjust(); |
322 | } | |
323 | ||
324 | static void icount_adjust_vm(void *opaque) | |
325 | { | |
40daca54 AB |
326 | timer_mod(icount_vm_timer, |
327 | qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + | |
328 | get_ticks_per_sec() / 10); | |
946fb27c PB |
329 | icount_adjust(); |
330 | } | |
331 | ||
332 | static int64_t qemu_icount_round(int64_t count) | |
333 | { | |
334 | return (count + (1 << icount_time_shift) - 1) >> icount_time_shift; | |
335 | } | |
336 | ||
337 | static void icount_warp_rt(void *opaque) | |
338 | { | |
17a15f1b PB |
339 | /* The icount_warp_timer is rescheduled soon after vm_clock_warp_start |
340 | * changes from -1 to another value, so the race here is okay. | |
341 | */ | |
342 | if (atomic_read(&vm_clock_warp_start) == -1) { | |
946fb27c PB |
343 | return; |
344 | } | |
345 | ||
17a15f1b | 346 | seqlock_write_lock(&timers_state.vm_clock_seqlock); |
946fb27c | 347 | if (runstate_is_running()) { |
40daca54 | 348 | int64_t clock = qemu_clock_get_ns(QEMU_CLOCK_REALTIME); |
8ed961d9 PB |
349 | int64_t warp_delta; |
350 | ||
351 | warp_delta = clock - vm_clock_warp_start; | |
352 | if (use_icount == 2) { | |
946fb27c | 353 | /* |
40daca54 | 354 | * In adaptive mode, do not let QEMU_CLOCK_VIRTUAL run too |
946fb27c PB |
355 | * far ahead of real time. |
356 | */ | |
17a15f1b PB |
357 | int64_t cur_time = cpu_get_clock_locked(); |
358 | int64_t cur_icount = cpu_get_icount_locked(); | |
946fb27c | 359 | int64_t delta = cur_time - cur_icount; |
8ed961d9 | 360 | warp_delta = MIN(warp_delta, delta); |
946fb27c | 361 | } |
c96778bb | 362 | timers_state.qemu_icount_bias += warp_delta; |
946fb27c PB |
363 | } |
364 | vm_clock_warp_start = -1; | |
17a15f1b | 365 | seqlock_write_unlock(&timers_state.vm_clock_seqlock); |
8ed961d9 PB |
366 | |
367 | if (qemu_clock_expired(QEMU_CLOCK_VIRTUAL)) { | |
368 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); | |
369 | } | |
946fb27c PB |
370 | } |
371 | ||
8156be56 PB |
372 | void qtest_clock_warp(int64_t dest) |
373 | { | |
40daca54 | 374 | int64_t clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); |
8156be56 PB |
375 | assert(qtest_enabled()); |
376 | while (clock < dest) { | |
40daca54 | 377 | int64_t deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); |
c9299e2f | 378 | int64_t warp = qemu_soonest_timeout(dest - clock, deadline); |
17a15f1b | 379 | seqlock_write_lock(&timers_state.vm_clock_seqlock); |
c96778bb | 380 | timers_state.qemu_icount_bias += warp; |
17a15f1b PB |
381 | seqlock_write_unlock(&timers_state.vm_clock_seqlock); |
382 | ||
40daca54 AB |
383 | qemu_clock_run_timers(QEMU_CLOCK_VIRTUAL); |
384 | clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); | |
8156be56 | 385 | } |
40daca54 | 386 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); |
8156be56 PB |
387 | } |
388 | ||
40daca54 | 389 | void qemu_clock_warp(QEMUClockType type) |
946fb27c | 390 | { |
ce78d18c | 391 | int64_t clock; |
946fb27c PB |
392 | int64_t deadline; |
393 | ||
394 | /* | |
395 | * There are too many global variables to make the "warp" behavior | |
396 | * applicable to other clocks. But a clock argument removes the | |
397 | * need for if statements all over the place. | |
398 | */ | |
40daca54 | 399 | if (type != QEMU_CLOCK_VIRTUAL || !use_icount) { |
946fb27c PB |
400 | return; |
401 | } | |
402 | ||
403 | /* | |
40daca54 AB |
404 | * If the CPUs have been sleeping, advance QEMU_CLOCK_VIRTUAL timer now. |
405 | * This ensures that the deadline for the timer is computed correctly below. | |
946fb27c PB |
406 | * This also makes sure that the insn counter is synchronized before the |
407 | * CPU starts running, in case the CPU is woken by an event other than | |
40daca54 | 408 | * the earliest QEMU_CLOCK_VIRTUAL timer. |
946fb27c PB |
409 | */ |
410 | icount_warp_rt(NULL); | |
ce78d18c PB |
411 | timer_del(icount_warp_timer); |
412 | if (!all_cpu_threads_idle()) { | |
946fb27c PB |
413 | return; |
414 | } | |
415 | ||
8156be56 PB |
416 | if (qtest_enabled()) { |
417 | /* When testing, qtest commands advance icount. */ | |
418 | return; | |
419 | } | |
420 | ||
ac70aafc | 421 | /* We want to use the earliest deadline from ALL vm_clocks */ |
ce78d18c | 422 | clock = qemu_clock_get_ns(QEMU_CLOCK_REALTIME); |
40daca54 | 423 | deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); |
ce78d18c PB |
424 | if (deadline < 0) { |
425 | return; | |
ac70aafc AB |
426 | } |
427 | ||
946fb27c PB |
428 | if (deadline > 0) { |
429 | /* | |
40daca54 | 430 | * Ensure QEMU_CLOCK_VIRTUAL proceeds even when the virtual CPU goes to |
946fb27c PB |
431 | * sleep. Otherwise, the CPU might be waiting for a future timer |
432 | * interrupt to wake it up, but the interrupt never comes because | |
433 | * the vCPU isn't running any insns and thus doesn't advance the | |
40daca54 | 434 | * QEMU_CLOCK_VIRTUAL. |
946fb27c PB |
435 | * |
436 | * An extreme solution for this problem would be to never let VCPUs | |
40daca54 AB |
437 | * sleep in icount mode if there is a pending QEMU_CLOCK_VIRTUAL |
438 | * timer; rather time could just advance to the next QEMU_CLOCK_VIRTUAL | |
439 | * event. Instead, we do stop VCPUs and only advance QEMU_CLOCK_VIRTUAL | |
440 | * after some e"real" time, (related to the time left until the next | |
441 | * event) has passed. The QEMU_CLOCK_REALTIME timer will do this. | |
442 | * This avoids that the warps are visible externally; for example, | |
443 | * you will not be sending network packets continuously instead of | |
444 | * every 100ms. | |
946fb27c | 445 | */ |
17a15f1b | 446 | seqlock_write_lock(&timers_state.vm_clock_seqlock); |
ce78d18c PB |
447 | if (vm_clock_warp_start == -1 || vm_clock_warp_start > clock) { |
448 | vm_clock_warp_start = clock; | |
449 | } | |
17a15f1b | 450 | seqlock_write_unlock(&timers_state.vm_clock_seqlock); |
ce78d18c | 451 | timer_mod_anticipate(icount_warp_timer, clock + deadline); |
ac70aafc | 452 | } else if (deadline == 0) { |
40daca54 | 453 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); |
946fb27c PB |
454 | } |
455 | } | |
456 | ||
d09eae37 FK |
457 | static bool icount_state_needed(void *opaque) |
458 | { | |
459 | return use_icount; | |
460 | } | |
461 | ||
462 | /* | |
463 | * This is a subsection for icount migration. | |
464 | */ | |
465 | static const VMStateDescription icount_vmstate_timers = { | |
466 | .name = "timer/icount", | |
467 | .version_id = 1, | |
468 | .minimum_version_id = 1, | |
469 | .fields = (VMStateField[]) { | |
470 | VMSTATE_INT64(qemu_icount_bias, TimersState), | |
471 | VMSTATE_INT64(qemu_icount, TimersState), | |
472 | VMSTATE_END_OF_LIST() | |
473 | } | |
474 | }; | |
475 | ||
946fb27c PB |
476 | static const VMStateDescription vmstate_timers = { |
477 | .name = "timer", | |
478 | .version_id = 2, | |
479 | .minimum_version_id = 1, | |
35d08458 | 480 | .fields = (VMStateField[]) { |
946fb27c PB |
481 | VMSTATE_INT64(cpu_ticks_offset, TimersState), |
482 | VMSTATE_INT64(dummy, TimersState), | |
483 | VMSTATE_INT64_V(cpu_clock_offset, TimersState, 2), | |
484 | VMSTATE_END_OF_LIST() | |
d09eae37 FK |
485 | }, |
486 | .subsections = (VMStateSubsection[]) { | |
487 | { | |
488 | .vmsd = &icount_vmstate_timers, | |
489 | .needed = icount_state_needed, | |
490 | }, { | |
491 | /* empty */ | |
492 | } | |
946fb27c PB |
493 | } |
494 | }; | |
495 | ||
4603ea01 PD |
496 | void cpu_ticks_init(void) |
497 | { | |
498 | seqlock_init(&timers_state.vm_clock_seqlock, NULL); | |
499 | vmstate_register(NULL, 0, &vmstate_timers, &timers_state); | |
500 | } | |
501 | ||
1ad9580b | 502 | void configure_icount(QemuOpts *opts, Error **errp) |
946fb27c | 503 | { |
1ad9580b | 504 | const char *option; |
a8bfac37 | 505 | char *rem_str = NULL; |
1ad9580b | 506 | |
1ad9580b | 507 | option = qemu_opt_get(opts, "shift"); |
946fb27c | 508 | if (!option) { |
a8bfac37 ST |
509 | if (qemu_opt_get(opts, "align") != NULL) { |
510 | error_setg(errp, "Please specify shift option when using align"); | |
511 | } | |
946fb27c PB |
512 | return; |
513 | } | |
a8bfac37 | 514 | icount_align_option = qemu_opt_get_bool(opts, "align", false); |
40daca54 AB |
515 | icount_warp_timer = timer_new_ns(QEMU_CLOCK_REALTIME, |
516 | icount_warp_rt, NULL); | |
946fb27c | 517 | if (strcmp(option, "auto") != 0) { |
a8bfac37 ST |
518 | errno = 0; |
519 | icount_time_shift = strtol(option, &rem_str, 0); | |
520 | if (errno != 0 || *rem_str != '\0' || !strlen(option)) { | |
521 | error_setg(errp, "icount: Invalid shift value"); | |
522 | } | |
946fb27c PB |
523 | use_icount = 1; |
524 | return; | |
a8bfac37 ST |
525 | } else if (icount_align_option) { |
526 | error_setg(errp, "shift=auto and align=on are incompatible"); | |
946fb27c PB |
527 | } |
528 | ||
529 | use_icount = 2; | |
530 | ||
531 | /* 125MIPS seems a reasonable initial guess at the guest speed. | |
532 | It will be corrected fairly quickly anyway. */ | |
533 | icount_time_shift = 3; | |
534 | ||
535 | /* Have both realtime and virtual time triggers for speed adjustment. | |
536 | The realtime trigger catches emulated time passing too slowly, | |
537 | the virtual time trigger catches emulated time passing too fast. | |
538 | Realtime triggers occur even when idle, so use them less frequently | |
539 | than VM triggers. */ | |
40daca54 AB |
540 | icount_rt_timer = timer_new_ms(QEMU_CLOCK_REALTIME, |
541 | icount_adjust_rt, NULL); | |
542 | timer_mod(icount_rt_timer, | |
543 | qemu_clock_get_ms(QEMU_CLOCK_REALTIME) + 1000); | |
544 | icount_vm_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, | |
545 | icount_adjust_vm, NULL); | |
546 | timer_mod(icount_vm_timer, | |
547 | qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + | |
548 | get_ticks_per_sec() / 10); | |
946fb27c PB |
549 | } |
550 | ||
296af7c9 BS |
551 | /***********************************************************/ |
552 | void hw_error(const char *fmt, ...) | |
553 | { | |
554 | va_list ap; | |
55e5c285 | 555 | CPUState *cpu; |
296af7c9 BS |
556 | |
557 | va_start(ap, fmt); | |
558 | fprintf(stderr, "qemu: hardware error: "); | |
559 | vfprintf(stderr, fmt, ap); | |
560 | fprintf(stderr, "\n"); | |
bdc44640 | 561 | CPU_FOREACH(cpu) { |
55e5c285 | 562 | fprintf(stderr, "CPU #%d:\n", cpu->cpu_index); |
878096ee | 563 | cpu_dump_state(cpu, stderr, fprintf, CPU_DUMP_FPU); |
296af7c9 BS |
564 | } |
565 | va_end(ap); | |
566 | abort(); | |
567 | } | |
568 | ||
569 | void cpu_synchronize_all_states(void) | |
570 | { | |
182735ef | 571 | CPUState *cpu; |
296af7c9 | 572 | |
bdc44640 | 573 | CPU_FOREACH(cpu) { |
182735ef | 574 | cpu_synchronize_state(cpu); |
296af7c9 BS |
575 | } |
576 | } | |
577 | ||
578 | void cpu_synchronize_all_post_reset(void) | |
579 | { | |
182735ef | 580 | CPUState *cpu; |
296af7c9 | 581 | |
bdc44640 | 582 | CPU_FOREACH(cpu) { |
182735ef | 583 | cpu_synchronize_post_reset(cpu); |
296af7c9 BS |
584 | } |
585 | } | |
586 | ||
587 | void cpu_synchronize_all_post_init(void) | |
588 | { | |
182735ef | 589 | CPUState *cpu; |
296af7c9 | 590 | |
bdc44640 | 591 | CPU_FOREACH(cpu) { |
182735ef | 592 | cpu_synchronize_post_init(cpu); |
296af7c9 BS |
593 | } |
594 | } | |
595 | ||
56983463 | 596 | static int do_vm_stop(RunState state) |
296af7c9 | 597 | { |
56983463 KW |
598 | int ret = 0; |
599 | ||
1354869c | 600 | if (runstate_is_running()) { |
296af7c9 | 601 | cpu_disable_ticks(); |
296af7c9 | 602 | pause_all_vcpus(); |
f5bbfba1 | 603 | runstate_set(state); |
1dfb4dd9 | 604 | vm_state_notify(0, state); |
a4e15de9 | 605 | qapi_event_send_stop(&error_abort); |
296af7c9 | 606 | } |
56983463 | 607 | |
594a45ce KW |
608 | bdrv_drain_all(); |
609 | ret = bdrv_flush_all(); | |
610 | ||
56983463 | 611 | return ret; |
296af7c9 BS |
612 | } |
613 | ||
a1fcaa73 | 614 | static bool cpu_can_run(CPUState *cpu) |
296af7c9 | 615 | { |
4fdeee7c | 616 | if (cpu->stop) { |
a1fcaa73 | 617 | return false; |
0ab07c62 | 618 | } |
321bc0b2 | 619 | if (cpu_is_stopped(cpu)) { |
a1fcaa73 | 620 | return false; |
0ab07c62 | 621 | } |
a1fcaa73 | 622 | return true; |
296af7c9 BS |
623 | } |
624 | ||
91325046 | 625 | static void cpu_handle_guest_debug(CPUState *cpu) |
83f338f7 | 626 | { |
64f6b346 | 627 | gdb_set_stop_cpu(cpu); |
8cf71710 | 628 | qemu_system_debug_request(); |
f324e766 | 629 | cpu->stopped = true; |
3c638d06 JK |
630 | } |
631 | ||
714bd040 PB |
632 | static void cpu_signal(int sig) |
633 | { | |
4917cf44 AF |
634 | if (current_cpu) { |
635 | cpu_exit(current_cpu); | |
714bd040 PB |
636 | } |
637 | exit_request = 1; | |
638 | } | |
714bd040 | 639 | |
6d9cb73c JK |
640 | #ifdef CONFIG_LINUX |
641 | static void sigbus_reraise(void) | |
642 | { | |
643 | sigset_t set; | |
644 | struct sigaction action; | |
645 | ||
646 | memset(&action, 0, sizeof(action)); | |
647 | action.sa_handler = SIG_DFL; | |
648 | if (!sigaction(SIGBUS, &action, NULL)) { | |
649 | raise(SIGBUS); | |
650 | sigemptyset(&set); | |
651 | sigaddset(&set, SIGBUS); | |
652 | sigprocmask(SIG_UNBLOCK, &set, NULL); | |
653 | } | |
654 | perror("Failed to re-raise SIGBUS!\n"); | |
655 | abort(); | |
656 | } | |
657 | ||
658 | static void sigbus_handler(int n, struct qemu_signalfd_siginfo *siginfo, | |
659 | void *ctx) | |
660 | { | |
661 | if (kvm_on_sigbus(siginfo->ssi_code, | |
662 | (void *)(intptr_t)siginfo->ssi_addr)) { | |
663 | sigbus_reraise(); | |
664 | } | |
665 | } | |
666 | ||
667 | static void qemu_init_sigbus(void) | |
668 | { | |
669 | struct sigaction action; | |
670 | ||
671 | memset(&action, 0, sizeof(action)); | |
672 | action.sa_flags = SA_SIGINFO; | |
673 | action.sa_sigaction = (void (*)(int, siginfo_t*, void*))sigbus_handler; | |
674 | sigaction(SIGBUS, &action, NULL); | |
675 | ||
676 | prctl(PR_MCE_KILL, PR_MCE_KILL_SET, PR_MCE_KILL_EARLY, 0, 0); | |
677 | } | |
678 | ||
290adf38 | 679 | static void qemu_kvm_eat_signals(CPUState *cpu) |
1ab3c6c0 JK |
680 | { |
681 | struct timespec ts = { 0, 0 }; | |
682 | siginfo_t siginfo; | |
683 | sigset_t waitset; | |
684 | sigset_t chkset; | |
685 | int r; | |
686 | ||
687 | sigemptyset(&waitset); | |
688 | sigaddset(&waitset, SIG_IPI); | |
689 | sigaddset(&waitset, SIGBUS); | |
690 | ||
691 | do { | |
692 | r = sigtimedwait(&waitset, &siginfo, &ts); | |
693 | if (r == -1 && !(errno == EAGAIN || errno == EINTR)) { | |
694 | perror("sigtimedwait"); | |
695 | exit(1); | |
696 | } | |
697 | ||
698 | switch (r) { | |
699 | case SIGBUS: | |
290adf38 | 700 | if (kvm_on_sigbus_vcpu(cpu, siginfo.si_code, siginfo.si_addr)) { |
1ab3c6c0 JK |
701 | sigbus_reraise(); |
702 | } | |
703 | break; | |
704 | default: | |
705 | break; | |
706 | } | |
707 | ||
708 | r = sigpending(&chkset); | |
709 | if (r == -1) { | |
710 | perror("sigpending"); | |
711 | exit(1); | |
712 | } | |
713 | } while (sigismember(&chkset, SIG_IPI) || sigismember(&chkset, SIGBUS)); | |
1ab3c6c0 JK |
714 | } |
715 | ||
6d9cb73c JK |
716 | #else /* !CONFIG_LINUX */ |
717 | ||
718 | static void qemu_init_sigbus(void) | |
719 | { | |
720 | } | |
1ab3c6c0 | 721 | |
290adf38 | 722 | static void qemu_kvm_eat_signals(CPUState *cpu) |
1ab3c6c0 JK |
723 | { |
724 | } | |
6d9cb73c JK |
725 | #endif /* !CONFIG_LINUX */ |
726 | ||
296af7c9 | 727 | #ifndef _WIN32 |
55f8d6ac JK |
728 | static void dummy_signal(int sig) |
729 | { | |
730 | } | |
55f8d6ac | 731 | |
13618e05 | 732 | static void qemu_kvm_init_cpu_signals(CPUState *cpu) |
714bd040 PB |
733 | { |
734 | int r; | |
735 | sigset_t set; | |
736 | struct sigaction sigact; | |
737 | ||
738 | memset(&sigact, 0, sizeof(sigact)); | |
739 | sigact.sa_handler = dummy_signal; | |
740 | sigaction(SIG_IPI, &sigact, NULL); | |
741 | ||
714bd040 PB |
742 | pthread_sigmask(SIG_BLOCK, NULL, &set); |
743 | sigdelset(&set, SIG_IPI); | |
714bd040 | 744 | sigdelset(&set, SIGBUS); |
491d6e80 | 745 | r = kvm_set_signal_mask(cpu, &set); |
714bd040 PB |
746 | if (r) { |
747 | fprintf(stderr, "kvm_set_signal_mask: %s\n", strerror(-r)); | |
748 | exit(1); | |
749 | } | |
750 | } | |
751 | ||
752 | static void qemu_tcg_init_cpu_signals(void) | |
753 | { | |
714bd040 PB |
754 | sigset_t set; |
755 | struct sigaction sigact; | |
756 | ||
757 | memset(&sigact, 0, sizeof(sigact)); | |
758 | sigact.sa_handler = cpu_signal; | |
759 | sigaction(SIG_IPI, &sigact, NULL); | |
760 | ||
761 | sigemptyset(&set); | |
762 | sigaddset(&set, SIG_IPI); | |
763 | pthread_sigmask(SIG_UNBLOCK, &set, NULL); | |
714bd040 PB |
764 | } |
765 | ||
55f8d6ac | 766 | #else /* _WIN32 */ |
13618e05 | 767 | static void qemu_kvm_init_cpu_signals(CPUState *cpu) |
ff48eb5f | 768 | { |
714bd040 PB |
769 | abort(); |
770 | } | |
ff48eb5f | 771 | |
714bd040 PB |
772 | static void qemu_tcg_init_cpu_signals(void) |
773 | { | |
ff48eb5f | 774 | } |
714bd040 | 775 | #endif /* _WIN32 */ |
ff48eb5f | 776 | |
b2532d88 | 777 | static QemuMutex qemu_global_mutex; |
46daff13 PB |
778 | static QemuCond qemu_io_proceeded_cond; |
779 | static bool iothread_requesting_mutex; | |
296af7c9 BS |
780 | |
781 | static QemuThread io_thread; | |
782 | ||
783 | static QemuThread *tcg_cpu_thread; | |
784 | static QemuCond *tcg_halt_cond; | |
785 | ||
296af7c9 BS |
786 | /* cpu creation */ |
787 | static QemuCond qemu_cpu_cond; | |
788 | /* system init */ | |
296af7c9 | 789 | static QemuCond qemu_pause_cond; |
e82bcec2 | 790 | static QemuCond qemu_work_cond; |
296af7c9 | 791 | |
d3b12f5d | 792 | void qemu_init_cpu_loop(void) |
296af7c9 | 793 | { |
6d9cb73c | 794 | qemu_init_sigbus(); |
ed94592b | 795 | qemu_cond_init(&qemu_cpu_cond); |
ed94592b AL |
796 | qemu_cond_init(&qemu_pause_cond); |
797 | qemu_cond_init(&qemu_work_cond); | |
46daff13 | 798 | qemu_cond_init(&qemu_io_proceeded_cond); |
296af7c9 | 799 | qemu_mutex_init(&qemu_global_mutex); |
296af7c9 | 800 | |
b7680cb6 | 801 | qemu_thread_get_self(&io_thread); |
296af7c9 BS |
802 | } |
803 | ||
f100f0b3 | 804 | void run_on_cpu(CPUState *cpu, void (*func)(void *data), void *data) |
e82bcec2 MT |
805 | { |
806 | struct qemu_work_item wi; | |
807 | ||
60e82579 | 808 | if (qemu_cpu_is_self(cpu)) { |
e82bcec2 MT |
809 | func(data); |
810 | return; | |
811 | } | |
812 | ||
813 | wi.func = func; | |
814 | wi.data = data; | |
3c02270d | 815 | wi.free = false; |
c64ca814 AF |
816 | if (cpu->queued_work_first == NULL) { |
817 | cpu->queued_work_first = &wi; | |
0ab07c62 | 818 | } else { |
c64ca814 | 819 | cpu->queued_work_last->next = &wi; |
0ab07c62 | 820 | } |
c64ca814 | 821 | cpu->queued_work_last = &wi; |
e82bcec2 MT |
822 | wi.next = NULL; |
823 | wi.done = false; | |
824 | ||
c08d7424 | 825 | qemu_cpu_kick(cpu); |
e82bcec2 | 826 | while (!wi.done) { |
4917cf44 | 827 | CPUState *self_cpu = current_cpu; |
e82bcec2 MT |
828 | |
829 | qemu_cond_wait(&qemu_work_cond, &qemu_global_mutex); | |
4917cf44 | 830 | current_cpu = self_cpu; |
e82bcec2 MT |
831 | } |
832 | } | |
833 | ||
3c02270d CV |
834 | void async_run_on_cpu(CPUState *cpu, void (*func)(void *data), void *data) |
835 | { | |
836 | struct qemu_work_item *wi; | |
837 | ||
838 | if (qemu_cpu_is_self(cpu)) { | |
839 | func(data); | |
840 | return; | |
841 | } | |
842 | ||
843 | wi = g_malloc0(sizeof(struct qemu_work_item)); | |
844 | wi->func = func; | |
845 | wi->data = data; | |
846 | wi->free = true; | |
847 | if (cpu->queued_work_first == NULL) { | |
848 | cpu->queued_work_first = wi; | |
849 | } else { | |
850 | cpu->queued_work_last->next = wi; | |
851 | } | |
852 | cpu->queued_work_last = wi; | |
853 | wi->next = NULL; | |
854 | wi->done = false; | |
855 | ||
856 | qemu_cpu_kick(cpu); | |
857 | } | |
858 | ||
6d45b109 | 859 | static void flush_queued_work(CPUState *cpu) |
e82bcec2 MT |
860 | { |
861 | struct qemu_work_item *wi; | |
862 | ||
c64ca814 | 863 | if (cpu->queued_work_first == NULL) { |
e82bcec2 | 864 | return; |
0ab07c62 | 865 | } |
e82bcec2 | 866 | |
c64ca814 AF |
867 | while ((wi = cpu->queued_work_first)) { |
868 | cpu->queued_work_first = wi->next; | |
e82bcec2 MT |
869 | wi->func(wi->data); |
870 | wi->done = true; | |
3c02270d CV |
871 | if (wi->free) { |
872 | g_free(wi); | |
873 | } | |
e82bcec2 | 874 | } |
c64ca814 | 875 | cpu->queued_work_last = NULL; |
e82bcec2 MT |
876 | qemu_cond_broadcast(&qemu_work_cond); |
877 | } | |
878 | ||
509a0d78 | 879 | static void qemu_wait_io_event_common(CPUState *cpu) |
296af7c9 | 880 | { |
4fdeee7c AF |
881 | if (cpu->stop) { |
882 | cpu->stop = false; | |
f324e766 | 883 | cpu->stopped = true; |
296af7c9 BS |
884 | qemu_cond_signal(&qemu_pause_cond); |
885 | } | |
6d45b109 | 886 | flush_queued_work(cpu); |
216fc9a4 | 887 | cpu->thread_kicked = false; |
296af7c9 BS |
888 | } |
889 | ||
6cabe1f3 | 890 | static void qemu_tcg_wait_io_event(void) |
296af7c9 | 891 | { |
182735ef | 892 | CPUState *cpu; |
6cabe1f3 | 893 | |
16400322 | 894 | while (all_cpu_threads_idle()) { |
ab33fcda PB |
895 | /* Start accounting real time to the virtual clock if the CPUs |
896 | are idle. */ | |
40daca54 | 897 | qemu_clock_warp(QEMU_CLOCK_VIRTUAL); |
9705fbb5 | 898 | qemu_cond_wait(tcg_halt_cond, &qemu_global_mutex); |
16400322 | 899 | } |
296af7c9 | 900 | |
46daff13 PB |
901 | while (iothread_requesting_mutex) { |
902 | qemu_cond_wait(&qemu_io_proceeded_cond, &qemu_global_mutex); | |
903 | } | |
6cabe1f3 | 904 | |
bdc44640 | 905 | CPU_FOREACH(cpu) { |
182735ef | 906 | qemu_wait_io_event_common(cpu); |
6cabe1f3 | 907 | } |
296af7c9 BS |
908 | } |
909 | ||
fd529e8f | 910 | static void qemu_kvm_wait_io_event(CPUState *cpu) |
296af7c9 | 911 | { |
a98ae1d8 | 912 | while (cpu_thread_is_idle(cpu)) { |
f5c121b8 | 913 | qemu_cond_wait(cpu->halt_cond, &qemu_global_mutex); |
16400322 | 914 | } |
296af7c9 | 915 | |
290adf38 | 916 | qemu_kvm_eat_signals(cpu); |
509a0d78 | 917 | qemu_wait_io_event_common(cpu); |
296af7c9 BS |
918 | } |
919 | ||
7e97cd88 | 920 | static void *qemu_kvm_cpu_thread_fn(void *arg) |
296af7c9 | 921 | { |
48a106bd | 922 | CPUState *cpu = arg; |
84b4915d | 923 | int r; |
296af7c9 | 924 | |
6164e6d6 | 925 | qemu_mutex_lock(&qemu_global_mutex); |
814e612e | 926 | qemu_thread_get_self(cpu->thread); |
9f09e18a | 927 | cpu->thread_id = qemu_get_thread_id(); |
4917cf44 | 928 | current_cpu = cpu; |
296af7c9 | 929 | |
504134d2 | 930 | r = kvm_init_vcpu(cpu); |
84b4915d JK |
931 | if (r < 0) { |
932 | fprintf(stderr, "kvm_init_vcpu failed: %s\n", strerror(-r)); | |
933 | exit(1); | |
934 | } | |
296af7c9 | 935 | |
13618e05 | 936 | qemu_kvm_init_cpu_signals(cpu); |
296af7c9 BS |
937 | |
938 | /* signal CPU creation */ | |
61a46217 | 939 | cpu->created = true; |
296af7c9 BS |
940 | qemu_cond_signal(&qemu_cpu_cond); |
941 | ||
296af7c9 | 942 | while (1) { |
a1fcaa73 | 943 | if (cpu_can_run(cpu)) { |
1458c363 | 944 | r = kvm_cpu_exec(cpu); |
83f338f7 | 945 | if (r == EXCP_DEBUG) { |
91325046 | 946 | cpu_handle_guest_debug(cpu); |
83f338f7 | 947 | } |
0ab07c62 | 948 | } |
fd529e8f | 949 | qemu_kvm_wait_io_event(cpu); |
296af7c9 BS |
950 | } |
951 | ||
952 | return NULL; | |
953 | } | |
954 | ||
c7f0f3b1 AL |
955 | static void *qemu_dummy_cpu_thread_fn(void *arg) |
956 | { | |
957 | #ifdef _WIN32 | |
958 | fprintf(stderr, "qtest is not supported under Windows\n"); | |
959 | exit(1); | |
960 | #else | |
10a9021d | 961 | CPUState *cpu = arg; |
c7f0f3b1 AL |
962 | sigset_t waitset; |
963 | int r; | |
964 | ||
965 | qemu_mutex_lock_iothread(); | |
814e612e | 966 | qemu_thread_get_self(cpu->thread); |
9f09e18a | 967 | cpu->thread_id = qemu_get_thread_id(); |
c7f0f3b1 AL |
968 | |
969 | sigemptyset(&waitset); | |
970 | sigaddset(&waitset, SIG_IPI); | |
971 | ||
972 | /* signal CPU creation */ | |
61a46217 | 973 | cpu->created = true; |
c7f0f3b1 AL |
974 | qemu_cond_signal(&qemu_cpu_cond); |
975 | ||
4917cf44 | 976 | current_cpu = cpu; |
c7f0f3b1 | 977 | while (1) { |
4917cf44 | 978 | current_cpu = NULL; |
c7f0f3b1 AL |
979 | qemu_mutex_unlock_iothread(); |
980 | do { | |
981 | int sig; | |
982 | r = sigwait(&waitset, &sig); | |
983 | } while (r == -1 && (errno == EAGAIN || errno == EINTR)); | |
984 | if (r == -1) { | |
985 | perror("sigwait"); | |
986 | exit(1); | |
987 | } | |
988 | qemu_mutex_lock_iothread(); | |
4917cf44 | 989 | current_cpu = cpu; |
509a0d78 | 990 | qemu_wait_io_event_common(cpu); |
c7f0f3b1 AL |
991 | } |
992 | ||
993 | return NULL; | |
994 | #endif | |
995 | } | |
996 | ||
bdb7ca67 JK |
997 | static void tcg_exec_all(void); |
998 | ||
7e97cd88 | 999 | static void *qemu_tcg_cpu_thread_fn(void *arg) |
296af7c9 | 1000 | { |
c3586ba7 | 1001 | CPUState *cpu = arg; |
296af7c9 | 1002 | |
55f8d6ac | 1003 | qemu_tcg_init_cpu_signals(); |
814e612e | 1004 | qemu_thread_get_self(cpu->thread); |
296af7c9 | 1005 | |
296af7c9 | 1006 | qemu_mutex_lock(&qemu_global_mutex); |
38fcbd3f AF |
1007 | CPU_FOREACH(cpu) { |
1008 | cpu->thread_id = qemu_get_thread_id(); | |
1009 | cpu->created = true; | |
1010 | } | |
296af7c9 BS |
1011 | qemu_cond_signal(&qemu_cpu_cond); |
1012 | ||
fa7d1867 | 1013 | /* wait for initial kick-off after machine start */ |
bdc44640 | 1014 | while (QTAILQ_FIRST(&cpus)->stopped) { |
fa7d1867 | 1015 | qemu_cond_wait(tcg_halt_cond, &qemu_global_mutex); |
8e564b4e JK |
1016 | |
1017 | /* process any pending work */ | |
bdc44640 | 1018 | CPU_FOREACH(cpu) { |
182735ef | 1019 | qemu_wait_io_event_common(cpu); |
8e564b4e | 1020 | } |
0ab07c62 | 1021 | } |
296af7c9 BS |
1022 | |
1023 | while (1) { | |
bdb7ca67 | 1024 | tcg_exec_all(); |
ac70aafc AB |
1025 | |
1026 | if (use_icount) { | |
40daca54 | 1027 | int64_t deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); |
ac70aafc AB |
1028 | |
1029 | if (deadline == 0) { | |
40daca54 | 1030 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); |
ac70aafc | 1031 | } |
3b2319a3 | 1032 | } |
6cabe1f3 | 1033 | qemu_tcg_wait_io_event(); |
296af7c9 BS |
1034 | } |
1035 | ||
1036 | return NULL; | |
1037 | } | |
1038 | ||
2ff09a40 | 1039 | static void qemu_cpu_kick_thread(CPUState *cpu) |
cc015e9a PB |
1040 | { |
1041 | #ifndef _WIN32 | |
1042 | int err; | |
1043 | ||
814e612e | 1044 | err = pthread_kill(cpu->thread->thread, SIG_IPI); |
cc015e9a PB |
1045 | if (err) { |
1046 | fprintf(stderr, "qemu:%s: %s", __func__, strerror(err)); | |
1047 | exit(1); | |
1048 | } | |
1049 | #else /* _WIN32 */ | |
60e82579 | 1050 | if (!qemu_cpu_is_self(cpu)) { |
ed9164a3 OH |
1051 | CONTEXT tcgContext; |
1052 | ||
1053 | if (SuspendThread(cpu->hThread) == (DWORD)-1) { | |
7f1721df | 1054 | fprintf(stderr, "qemu:%s: GetLastError:%lu\n", __func__, |
ed9164a3 OH |
1055 | GetLastError()); |
1056 | exit(1); | |
1057 | } | |
1058 | ||
1059 | /* On multi-core systems, we are not sure that the thread is actually | |
1060 | * suspended until we can get the context. | |
1061 | */ | |
1062 | tcgContext.ContextFlags = CONTEXT_CONTROL; | |
1063 | while (GetThreadContext(cpu->hThread, &tcgContext) != 0) { | |
1064 | continue; | |
1065 | } | |
1066 | ||
cc015e9a | 1067 | cpu_signal(0); |
ed9164a3 OH |
1068 | |
1069 | if (ResumeThread(cpu->hThread) == (DWORD)-1) { | |
7f1721df | 1070 | fprintf(stderr, "qemu:%s: GetLastError:%lu\n", __func__, |
ed9164a3 OH |
1071 | GetLastError()); |
1072 | exit(1); | |
1073 | } | |
cc015e9a PB |
1074 | } |
1075 | #endif | |
1076 | } | |
1077 | ||
c08d7424 | 1078 | void qemu_cpu_kick(CPUState *cpu) |
296af7c9 | 1079 | { |
f5c121b8 | 1080 | qemu_cond_broadcast(cpu->halt_cond); |
216fc9a4 | 1081 | if (!tcg_enabled() && !cpu->thread_kicked) { |
2ff09a40 | 1082 | qemu_cpu_kick_thread(cpu); |
216fc9a4 | 1083 | cpu->thread_kicked = true; |
aa2c364b | 1084 | } |
296af7c9 BS |
1085 | } |
1086 | ||
46d62fac | 1087 | void qemu_cpu_kick_self(void) |
296af7c9 | 1088 | { |
b55c22c6 | 1089 | #ifndef _WIN32 |
4917cf44 | 1090 | assert(current_cpu); |
296af7c9 | 1091 | |
4917cf44 AF |
1092 | if (!current_cpu->thread_kicked) { |
1093 | qemu_cpu_kick_thread(current_cpu); | |
1094 | current_cpu->thread_kicked = true; | |
296af7c9 | 1095 | } |
b55c22c6 PB |
1096 | #else |
1097 | abort(); | |
1098 | #endif | |
296af7c9 BS |
1099 | } |
1100 | ||
60e82579 | 1101 | bool qemu_cpu_is_self(CPUState *cpu) |
296af7c9 | 1102 | { |
814e612e | 1103 | return qemu_thread_is_self(cpu->thread); |
296af7c9 BS |
1104 | } |
1105 | ||
aa723c23 JQ |
1106 | static bool qemu_in_vcpu_thread(void) |
1107 | { | |
4917cf44 | 1108 | return current_cpu && qemu_cpu_is_self(current_cpu); |
aa723c23 JQ |
1109 | } |
1110 | ||
296af7c9 BS |
1111 | void qemu_mutex_lock_iothread(void) |
1112 | { | |
c7f0f3b1 | 1113 | if (!tcg_enabled()) { |
296af7c9 | 1114 | qemu_mutex_lock(&qemu_global_mutex); |
1a28cac3 | 1115 | } else { |
46daff13 | 1116 | iothread_requesting_mutex = true; |
1a28cac3 | 1117 | if (qemu_mutex_trylock(&qemu_global_mutex)) { |
182735ef | 1118 | qemu_cpu_kick_thread(first_cpu); |
1a28cac3 MT |
1119 | qemu_mutex_lock(&qemu_global_mutex); |
1120 | } | |
46daff13 PB |
1121 | iothread_requesting_mutex = false; |
1122 | qemu_cond_broadcast(&qemu_io_proceeded_cond); | |
1a28cac3 | 1123 | } |
296af7c9 BS |
1124 | } |
1125 | ||
1126 | void qemu_mutex_unlock_iothread(void) | |
1127 | { | |
1128 | qemu_mutex_unlock(&qemu_global_mutex); | |
1129 | } | |
1130 | ||
1131 | static int all_vcpus_paused(void) | |
1132 | { | |
bdc44640 | 1133 | CPUState *cpu; |
296af7c9 | 1134 | |
bdc44640 | 1135 | CPU_FOREACH(cpu) { |
182735ef | 1136 | if (!cpu->stopped) { |
296af7c9 | 1137 | return 0; |
0ab07c62 | 1138 | } |
296af7c9 BS |
1139 | } |
1140 | ||
1141 | return 1; | |
1142 | } | |
1143 | ||
1144 | void pause_all_vcpus(void) | |
1145 | { | |
bdc44640 | 1146 | CPUState *cpu; |
296af7c9 | 1147 | |
40daca54 | 1148 | qemu_clock_enable(QEMU_CLOCK_VIRTUAL, false); |
bdc44640 | 1149 | CPU_FOREACH(cpu) { |
182735ef AF |
1150 | cpu->stop = true; |
1151 | qemu_cpu_kick(cpu); | |
296af7c9 BS |
1152 | } |
1153 | ||
aa723c23 | 1154 | if (qemu_in_vcpu_thread()) { |
d798e974 JK |
1155 | cpu_stop_current(); |
1156 | if (!kvm_enabled()) { | |
bdc44640 | 1157 | CPU_FOREACH(cpu) { |
182735ef AF |
1158 | cpu->stop = false; |
1159 | cpu->stopped = true; | |
d798e974 JK |
1160 | } |
1161 | return; | |
1162 | } | |
1163 | } | |
1164 | ||
296af7c9 | 1165 | while (!all_vcpus_paused()) { |
be7d6c57 | 1166 | qemu_cond_wait(&qemu_pause_cond, &qemu_global_mutex); |
bdc44640 | 1167 | CPU_FOREACH(cpu) { |
182735ef | 1168 | qemu_cpu_kick(cpu); |
296af7c9 BS |
1169 | } |
1170 | } | |
1171 | } | |
1172 | ||
2993683b IM |
1173 | void cpu_resume(CPUState *cpu) |
1174 | { | |
1175 | cpu->stop = false; | |
1176 | cpu->stopped = false; | |
1177 | qemu_cpu_kick(cpu); | |
1178 | } | |
1179 | ||
296af7c9 BS |
1180 | void resume_all_vcpus(void) |
1181 | { | |
bdc44640 | 1182 | CPUState *cpu; |
296af7c9 | 1183 | |
40daca54 | 1184 | qemu_clock_enable(QEMU_CLOCK_VIRTUAL, true); |
bdc44640 | 1185 | CPU_FOREACH(cpu) { |
182735ef | 1186 | cpu_resume(cpu); |
296af7c9 BS |
1187 | } |
1188 | } | |
1189 | ||
4900116e DDAG |
1190 | /* For temporary buffers for forming a name */ |
1191 | #define VCPU_THREAD_NAME_SIZE 16 | |
1192 | ||
e5ab30a2 | 1193 | static void qemu_tcg_init_vcpu(CPUState *cpu) |
296af7c9 | 1194 | { |
4900116e DDAG |
1195 | char thread_name[VCPU_THREAD_NAME_SIZE]; |
1196 | ||
09daed84 EI |
1197 | tcg_cpu_address_space_init(cpu, cpu->as); |
1198 | ||
296af7c9 BS |
1199 | /* share a single thread for all cpus with TCG */ |
1200 | if (!tcg_cpu_thread) { | |
814e612e | 1201 | cpu->thread = g_malloc0(sizeof(QemuThread)); |
f5c121b8 AF |
1202 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); |
1203 | qemu_cond_init(cpu->halt_cond); | |
1204 | tcg_halt_cond = cpu->halt_cond; | |
4900116e DDAG |
1205 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/TCG", |
1206 | cpu->cpu_index); | |
1207 | qemu_thread_create(cpu->thread, thread_name, qemu_tcg_cpu_thread_fn, | |
1208 | cpu, QEMU_THREAD_JOINABLE); | |
1ecf47bf | 1209 | #ifdef _WIN32 |
814e612e | 1210 | cpu->hThread = qemu_thread_get_handle(cpu->thread); |
1ecf47bf | 1211 | #endif |
61a46217 | 1212 | while (!cpu->created) { |
18a85728 | 1213 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); |
0ab07c62 | 1214 | } |
814e612e | 1215 | tcg_cpu_thread = cpu->thread; |
296af7c9 | 1216 | } else { |
814e612e | 1217 | cpu->thread = tcg_cpu_thread; |
f5c121b8 | 1218 | cpu->halt_cond = tcg_halt_cond; |
296af7c9 BS |
1219 | } |
1220 | } | |
1221 | ||
48a106bd | 1222 | static void qemu_kvm_start_vcpu(CPUState *cpu) |
296af7c9 | 1223 | { |
4900116e DDAG |
1224 | char thread_name[VCPU_THREAD_NAME_SIZE]; |
1225 | ||
814e612e | 1226 | cpu->thread = g_malloc0(sizeof(QemuThread)); |
f5c121b8 AF |
1227 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); |
1228 | qemu_cond_init(cpu->halt_cond); | |
4900116e DDAG |
1229 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/KVM", |
1230 | cpu->cpu_index); | |
1231 | qemu_thread_create(cpu->thread, thread_name, qemu_kvm_cpu_thread_fn, | |
1232 | cpu, QEMU_THREAD_JOINABLE); | |
61a46217 | 1233 | while (!cpu->created) { |
18a85728 | 1234 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); |
0ab07c62 | 1235 | } |
296af7c9 BS |
1236 | } |
1237 | ||
10a9021d | 1238 | static void qemu_dummy_start_vcpu(CPUState *cpu) |
c7f0f3b1 | 1239 | { |
4900116e DDAG |
1240 | char thread_name[VCPU_THREAD_NAME_SIZE]; |
1241 | ||
814e612e | 1242 | cpu->thread = g_malloc0(sizeof(QemuThread)); |
f5c121b8 AF |
1243 | cpu->halt_cond = g_malloc0(sizeof(QemuCond)); |
1244 | qemu_cond_init(cpu->halt_cond); | |
4900116e DDAG |
1245 | snprintf(thread_name, VCPU_THREAD_NAME_SIZE, "CPU %d/DUMMY", |
1246 | cpu->cpu_index); | |
1247 | qemu_thread_create(cpu->thread, thread_name, qemu_dummy_cpu_thread_fn, cpu, | |
c7f0f3b1 | 1248 | QEMU_THREAD_JOINABLE); |
61a46217 | 1249 | while (!cpu->created) { |
c7f0f3b1 AL |
1250 | qemu_cond_wait(&qemu_cpu_cond, &qemu_global_mutex); |
1251 | } | |
1252 | } | |
1253 | ||
c643bed9 | 1254 | void qemu_init_vcpu(CPUState *cpu) |
296af7c9 | 1255 | { |
ce3960eb AF |
1256 | cpu->nr_cores = smp_cores; |
1257 | cpu->nr_threads = smp_threads; | |
f324e766 | 1258 | cpu->stopped = true; |
0ab07c62 | 1259 | if (kvm_enabled()) { |
48a106bd | 1260 | qemu_kvm_start_vcpu(cpu); |
c7f0f3b1 | 1261 | } else if (tcg_enabled()) { |
e5ab30a2 | 1262 | qemu_tcg_init_vcpu(cpu); |
c7f0f3b1 | 1263 | } else { |
10a9021d | 1264 | qemu_dummy_start_vcpu(cpu); |
0ab07c62 | 1265 | } |
296af7c9 BS |
1266 | } |
1267 | ||
b4a3d965 | 1268 | void cpu_stop_current(void) |
296af7c9 | 1269 | { |
4917cf44 AF |
1270 | if (current_cpu) { |
1271 | current_cpu->stop = false; | |
1272 | current_cpu->stopped = true; | |
1273 | cpu_exit(current_cpu); | |
67bb172f | 1274 | qemu_cond_signal(&qemu_pause_cond); |
b4a3d965 | 1275 | } |
296af7c9 BS |
1276 | } |
1277 | ||
56983463 | 1278 | int vm_stop(RunState state) |
296af7c9 | 1279 | { |
aa723c23 | 1280 | if (qemu_in_vcpu_thread()) { |
74892d24 | 1281 | qemu_system_vmstop_request_prepare(); |
1dfb4dd9 | 1282 | qemu_system_vmstop_request(state); |
296af7c9 BS |
1283 | /* |
1284 | * FIXME: should not return to device code in case | |
1285 | * vm_stop() has been requested. | |
1286 | */ | |
b4a3d965 | 1287 | cpu_stop_current(); |
56983463 | 1288 | return 0; |
296af7c9 | 1289 | } |
56983463 KW |
1290 | |
1291 | return do_vm_stop(state); | |
296af7c9 BS |
1292 | } |
1293 | ||
8a9236f1 LC |
1294 | /* does a state transition even if the VM is already stopped, |
1295 | current state is forgotten forever */ | |
56983463 | 1296 | int vm_stop_force_state(RunState state) |
8a9236f1 LC |
1297 | { |
1298 | if (runstate_is_running()) { | |
56983463 | 1299 | return vm_stop(state); |
8a9236f1 LC |
1300 | } else { |
1301 | runstate_set(state); | |
594a45ce KW |
1302 | /* Make sure to return an error if the flush in a previous vm_stop() |
1303 | * failed. */ | |
1304 | return bdrv_flush_all(); | |
8a9236f1 LC |
1305 | } |
1306 | } | |
1307 | ||
9349b4f9 | 1308 | static int tcg_cpu_exec(CPUArchState *env) |
296af7c9 | 1309 | { |
efee7340 | 1310 | CPUState *cpu = ENV_GET_CPU(env); |
296af7c9 BS |
1311 | int ret; |
1312 | #ifdef CONFIG_PROFILER | |
1313 | int64_t ti; | |
1314 | #endif | |
1315 | ||
1316 | #ifdef CONFIG_PROFILER | |
1317 | ti = profile_getclock(); | |
1318 | #endif | |
1319 | if (use_icount) { | |
1320 | int64_t count; | |
ac70aafc | 1321 | int64_t deadline; |
296af7c9 | 1322 | int decr; |
c96778bb FK |
1323 | timers_state.qemu_icount -= (cpu->icount_decr.u16.low |
1324 | + cpu->icount_extra); | |
28ecfd7a | 1325 | cpu->icount_decr.u16.low = 0; |
efee7340 | 1326 | cpu->icount_extra = 0; |
40daca54 | 1327 | deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL); |
ac70aafc AB |
1328 | |
1329 | /* Maintain prior (possibly buggy) behaviour where if no deadline | |
40daca54 | 1330 | * was set (as there is no QEMU_CLOCK_VIRTUAL timer) or it is more than |
ac70aafc AB |
1331 | * INT32_MAX nanoseconds ahead, we still use INT32_MAX |
1332 | * nanoseconds. | |
1333 | */ | |
1334 | if ((deadline < 0) || (deadline > INT32_MAX)) { | |
1335 | deadline = INT32_MAX; | |
1336 | } | |
1337 | ||
1338 | count = qemu_icount_round(deadline); | |
c96778bb | 1339 | timers_state.qemu_icount += count; |
296af7c9 BS |
1340 | decr = (count > 0xffff) ? 0xffff : count; |
1341 | count -= decr; | |
28ecfd7a | 1342 | cpu->icount_decr.u16.low = decr; |
efee7340 | 1343 | cpu->icount_extra = count; |
296af7c9 BS |
1344 | } |
1345 | ret = cpu_exec(env); | |
1346 | #ifdef CONFIG_PROFILER | |
1347 | qemu_time += profile_getclock() - ti; | |
1348 | #endif | |
1349 | if (use_icount) { | |
1350 | /* Fold pending instructions back into the | |
1351 | instruction counter, and clear the interrupt flag. */ | |
c96778bb FK |
1352 | timers_state.qemu_icount -= (cpu->icount_decr.u16.low |
1353 | + cpu->icount_extra); | |
28ecfd7a | 1354 | cpu->icount_decr.u32 = 0; |
efee7340 | 1355 | cpu->icount_extra = 0; |
296af7c9 BS |
1356 | } |
1357 | return ret; | |
1358 | } | |
1359 | ||
bdb7ca67 | 1360 | static void tcg_exec_all(void) |
296af7c9 | 1361 | { |
9a36085b JK |
1362 | int r; |
1363 | ||
40daca54 AB |
1364 | /* Account partial waits to QEMU_CLOCK_VIRTUAL. */ |
1365 | qemu_clock_warp(QEMU_CLOCK_VIRTUAL); | |
ab33fcda | 1366 | |
0ab07c62 | 1367 | if (next_cpu == NULL) { |
296af7c9 | 1368 | next_cpu = first_cpu; |
0ab07c62 | 1369 | } |
bdc44640 | 1370 | for (; next_cpu != NULL && !exit_request; next_cpu = CPU_NEXT(next_cpu)) { |
182735ef AF |
1371 | CPUState *cpu = next_cpu; |
1372 | CPUArchState *env = cpu->env_ptr; | |
296af7c9 | 1373 | |
40daca54 | 1374 | qemu_clock_enable(QEMU_CLOCK_VIRTUAL, |
ed2803da | 1375 | (cpu->singlestep_enabled & SSTEP_NOTIMER) == 0); |
296af7c9 | 1376 | |
a1fcaa73 | 1377 | if (cpu_can_run(cpu)) { |
bdb7ca67 | 1378 | r = tcg_cpu_exec(env); |
9a36085b | 1379 | if (r == EXCP_DEBUG) { |
91325046 | 1380 | cpu_handle_guest_debug(cpu); |
3c638d06 JK |
1381 | break; |
1382 | } | |
f324e766 | 1383 | } else if (cpu->stop || cpu->stopped) { |
296af7c9 BS |
1384 | break; |
1385 | } | |
1386 | } | |
c629a4bc | 1387 | exit_request = 0; |
296af7c9 BS |
1388 | } |
1389 | ||
9a78eead | 1390 | void list_cpus(FILE *f, fprintf_function cpu_fprintf, const char *optarg) |
262353cb BS |
1391 | { |
1392 | /* XXX: implement xxx_cpu_list for targets that still miss it */ | |
e916cbf8 PM |
1393 | #if defined(cpu_list) |
1394 | cpu_list(f, cpu_fprintf); | |
262353cb BS |
1395 | #endif |
1396 | } | |
de0b36b6 LC |
1397 | |
1398 | CpuInfoList *qmp_query_cpus(Error **errp) | |
1399 | { | |
1400 | CpuInfoList *head = NULL, *cur_item = NULL; | |
182735ef | 1401 | CPUState *cpu; |
de0b36b6 | 1402 | |
bdc44640 | 1403 | CPU_FOREACH(cpu) { |
de0b36b6 | 1404 | CpuInfoList *info; |
182735ef AF |
1405 | #if defined(TARGET_I386) |
1406 | X86CPU *x86_cpu = X86_CPU(cpu); | |
1407 | CPUX86State *env = &x86_cpu->env; | |
1408 | #elif defined(TARGET_PPC) | |
1409 | PowerPCCPU *ppc_cpu = POWERPC_CPU(cpu); | |
1410 | CPUPPCState *env = &ppc_cpu->env; | |
1411 | #elif defined(TARGET_SPARC) | |
1412 | SPARCCPU *sparc_cpu = SPARC_CPU(cpu); | |
1413 | CPUSPARCState *env = &sparc_cpu->env; | |
1414 | #elif defined(TARGET_MIPS) | |
1415 | MIPSCPU *mips_cpu = MIPS_CPU(cpu); | |
1416 | CPUMIPSState *env = &mips_cpu->env; | |
48e06fe0 BK |
1417 | #elif defined(TARGET_TRICORE) |
1418 | TriCoreCPU *tricore_cpu = TRICORE_CPU(cpu); | |
1419 | CPUTriCoreState *env = &tricore_cpu->env; | |
182735ef | 1420 | #endif |
de0b36b6 | 1421 | |
cb446eca | 1422 | cpu_synchronize_state(cpu); |
de0b36b6 LC |
1423 | |
1424 | info = g_malloc0(sizeof(*info)); | |
1425 | info->value = g_malloc0(sizeof(*info->value)); | |
55e5c285 | 1426 | info->value->CPU = cpu->cpu_index; |
182735ef | 1427 | info->value->current = (cpu == first_cpu); |
259186a7 | 1428 | info->value->halted = cpu->halted; |
9f09e18a | 1429 | info->value->thread_id = cpu->thread_id; |
de0b36b6 LC |
1430 | #if defined(TARGET_I386) |
1431 | info->value->has_pc = true; | |
1432 | info->value->pc = env->eip + env->segs[R_CS].base; | |
1433 | #elif defined(TARGET_PPC) | |
1434 | info->value->has_nip = true; | |
1435 | info->value->nip = env->nip; | |
1436 | #elif defined(TARGET_SPARC) | |
1437 | info->value->has_pc = true; | |
1438 | info->value->pc = env->pc; | |
1439 | info->value->has_npc = true; | |
1440 | info->value->npc = env->npc; | |
1441 | #elif defined(TARGET_MIPS) | |
1442 | info->value->has_PC = true; | |
1443 | info->value->PC = env->active_tc.PC; | |
48e06fe0 BK |
1444 | #elif defined(TARGET_TRICORE) |
1445 | info->value->has_PC = true; | |
1446 | info->value->PC = env->PC; | |
de0b36b6 LC |
1447 | #endif |
1448 | ||
1449 | /* XXX: waiting for the qapi to support GSList */ | |
1450 | if (!cur_item) { | |
1451 | head = cur_item = info; | |
1452 | } else { | |
1453 | cur_item->next = info; | |
1454 | cur_item = info; | |
1455 | } | |
1456 | } | |
1457 | ||
1458 | return head; | |
1459 | } | |
0cfd6a9a LC |
1460 | |
1461 | void qmp_memsave(int64_t addr, int64_t size, const char *filename, | |
1462 | bool has_cpu, int64_t cpu_index, Error **errp) | |
1463 | { | |
1464 | FILE *f; | |
1465 | uint32_t l; | |
55e5c285 | 1466 | CPUState *cpu; |
0cfd6a9a LC |
1467 | uint8_t buf[1024]; |
1468 | ||
1469 | if (!has_cpu) { | |
1470 | cpu_index = 0; | |
1471 | } | |
1472 | ||
151d1322 AF |
1473 | cpu = qemu_get_cpu(cpu_index); |
1474 | if (cpu == NULL) { | |
0cfd6a9a LC |
1475 | error_set(errp, QERR_INVALID_PARAMETER_VALUE, "cpu-index", |
1476 | "a CPU number"); | |
1477 | return; | |
1478 | } | |
1479 | ||
1480 | f = fopen(filename, "wb"); | |
1481 | if (!f) { | |
618da851 | 1482 | error_setg_file_open(errp, errno, filename); |
0cfd6a9a LC |
1483 | return; |
1484 | } | |
1485 | ||
1486 | while (size != 0) { | |
1487 | l = sizeof(buf); | |
1488 | if (l > size) | |
1489 | l = size; | |
2f4d0f59 AK |
1490 | if (cpu_memory_rw_debug(cpu, addr, buf, l, 0) != 0) { |
1491 | error_setg(errp, "Invalid addr 0x%016" PRIx64 "specified", addr); | |
1492 | goto exit; | |
1493 | } | |
0cfd6a9a LC |
1494 | if (fwrite(buf, 1, l, f) != l) { |
1495 | error_set(errp, QERR_IO_ERROR); | |
1496 | goto exit; | |
1497 | } | |
1498 | addr += l; | |
1499 | size -= l; | |
1500 | } | |
1501 | ||
1502 | exit: | |
1503 | fclose(f); | |
1504 | } | |
6d3962bf LC |
1505 | |
1506 | void qmp_pmemsave(int64_t addr, int64_t size, const char *filename, | |
1507 | Error **errp) | |
1508 | { | |
1509 | FILE *f; | |
1510 | uint32_t l; | |
1511 | uint8_t buf[1024]; | |
1512 | ||
1513 | f = fopen(filename, "wb"); | |
1514 | if (!f) { | |
618da851 | 1515 | error_setg_file_open(errp, errno, filename); |
6d3962bf LC |
1516 | return; |
1517 | } | |
1518 | ||
1519 | while (size != 0) { | |
1520 | l = sizeof(buf); | |
1521 | if (l > size) | |
1522 | l = size; | |
eb6282f2 | 1523 | cpu_physical_memory_read(addr, buf, l); |
6d3962bf LC |
1524 | if (fwrite(buf, 1, l, f) != l) { |
1525 | error_set(errp, QERR_IO_ERROR); | |
1526 | goto exit; | |
1527 | } | |
1528 | addr += l; | |
1529 | size -= l; | |
1530 | } | |
1531 | ||
1532 | exit: | |
1533 | fclose(f); | |
1534 | } | |
ab49ab5c LC |
1535 | |
1536 | void qmp_inject_nmi(Error **errp) | |
1537 | { | |
1538 | #if defined(TARGET_I386) | |
182735ef AF |
1539 | CPUState *cs; |
1540 | ||
bdc44640 | 1541 | CPU_FOREACH(cs) { |
182735ef | 1542 | X86CPU *cpu = X86_CPU(cs); |
ab49ab5c | 1543 | |
02e51483 | 1544 | if (!cpu->apic_state) { |
182735ef | 1545 | cpu_interrupt(cs, CPU_INTERRUPT_NMI); |
02c09195 | 1546 | } else { |
02e51483 | 1547 | apic_deliver_nmi(cpu->apic_state); |
02c09195 | 1548 | } |
ab49ab5c LC |
1549 | } |
1550 | #else | |
9cb805fd | 1551 | nmi_monitor_handle(monitor_get_cpu_index(), errp); |
ab49ab5c LC |
1552 | #endif |
1553 | } | |
27498bef ST |
1554 | |
1555 | void dump_drift_info(FILE *f, fprintf_function cpu_fprintf) | |
1556 | { | |
1557 | if (!use_icount) { | |
1558 | return; | |
1559 | } | |
1560 | ||
1561 | cpu_fprintf(f, "Host - Guest clock %"PRIi64" ms\n", | |
1562 | (cpu_get_clock() - cpu_get_icount())/SCALE_MS); | |
1563 | if (icount_align_option) { | |
1564 | cpu_fprintf(f, "Max guest delay %"PRIi64" ms\n", -max_delay/SCALE_MS); | |
1565 | cpu_fprintf(f, "Max guest advance %"PRIi64" ms\n", max_advance/SCALE_MS); | |
1566 | } else { | |
1567 | cpu_fprintf(f, "Max guest delay NA\n"); | |
1568 | cpu_fprintf(f, "Max guest advance NA\n"); | |
1569 | } | |
1570 | } |