]> Git Repo - qemu.git/blame - target/ppc/cpu.h
projects / qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
target/ppc: Replace debug messages by asserts for unknown IRQ pins
[qemu.git] / target / ppc / cpu.h
CommitLineData
79aceca5 1/*
3fc6c082 2 * PowerPC emulation cpu definitions for qemu.
5fafdf24 3 *
76a66253 4 * Copyright (c) 2003-2007 Jocelyn Mayer
79aceca5
FB		 5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
6bd039cd 9 * version 2.1 of the License, or (at your option) any later version.
79aceca5
FB		 10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
79aceca5 18 */
07f5a258
MA		 19
20#ifndef PPC_CPU_H
21#define PPC_CPU_H
79aceca5 22
60caf221 23#include "qemu/int128.h"
74433bf0
RH		 24#include "exec/cpu-defs.h"
25#include "cpu-qom.h"
db1015e9 26#include "qom/object.h"
3fc6c082 27
f0b0685d
ND		 28#define TCG_GUEST_DEFAULT_MO 0
29
ad3e67d0 30#define TARGET_PAGE_BITS_64K 16
81762d6d
DG		 31#define TARGET_PAGE_BITS_16M 24
32
c647e3fe 33#if defined(TARGET_PPC64)
4ecd4d16 34#define PPC_ELF_MACHINE EM_PPC64
76a66253 35#else
4ecd4d16 36#define PPC_ELF_MACHINE EM_PPC
76a66253 37#endif
9042c0e2 38
a7d4b1bf
CLG		 39#define PPC_BIT(bit) (0x8000000000000000ULL >> (bit))
40#define PPC_BIT32(bit) (0x80000000 >> (bit))
41#define PPC_BIT8(bit) (0x80 >> (bit))
2a83f997
CLG		 42#define PPC_BITMASK(bs, be) ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_BIT(bs))
43#define PPC_BITMASK32(bs, be) ((PPC_BIT32(bs) - PPC_BIT32(be)) | \
44 PPC_BIT32(bs))
a6a444a8
CLG		 45#define PPC_BITMASK8(bs, be) ((PPC_BIT8(bs) - PPC_BIT8(be)) | PPC_BIT8(bs))
46
e1833e1f
JM		 47/*****************************************************************************/
48/* Exception vectors definitions */
49enum {
50 POWERPC_EXCP_NONE = -1,
51 /* The 64 first entries are used by the PowerPC embedded specification */
52 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
53 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
54 POWERPC_EXCP_DSI = 2, /* Data storage exception */
55 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
56 POWERPC_EXCP_EXTERNAL = 4, /* External input */
57 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
58 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
59 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
60 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
61 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
62 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
63 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
64 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
b4095fed
JM		 65 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
66 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
e1833e1f
JM		 67 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
68 /* Vectors 16 to 31 are reserved */
e1833e1f
JM		 69 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
70 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
71 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
72 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
73 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
74 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
0ef654e3
AG		 75 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
76 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
77 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
78 /* Vectors 42 to 63 are reserved */
e1833e1f
JM		 79 /* Exceptions defined in the PowerPC server specification */
80 POWERPC_EXCP_RESET = 64, /* System reset exception */
e1833e1f
JM		 81 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
82 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
e1833e1f 83 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
e1833e1f 84 POWERPC_EXCP_TRACE = 68, /* Trace exception */
e1833e1f
JM		 85 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
86 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
87 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
88 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
e1833e1f
JM		 89 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
90 /* 40x specific exceptions */
91 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
92 /* 601 specific exceptions */
93 POWERPC_EXCP_IO = 75, /* IO error exception */
94 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
95 /* 602 specific exceptions */
96 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
97 /* 602/603 specific exceptions */
b4095fed 98 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
e1833e1f
JM		 99 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
100 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
101 /* Exceptions available on most PowerPC */
102 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
b4095fed
JM		 103 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
104 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
105 POWERPC_EXCP_SMI = 84, /* System management interrupt */
106 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
e1833e1f 107 /* 7xx/74xx specific exceptions */
b4095fed 108 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
e1833e1f 109 /* 74xx specific exceptions */
b4095fed 110 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
e1833e1f 111 /* 970FX specific exceptions */
b4095fed
JM		 112 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
113 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
5b46d07d 114 /* Freescale embedded cores specific exceptions */
b4095fed
JM		 115 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
116 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
117 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
118 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
1f29871c
TM		 119 /* VSX Unavailable (Power ISA 2.06 and later) */
120 POWERPC_EXCP_VSXU = 94, /* VSX Unavailable */
7019cb3d 121 POWERPC_EXCP_FU = 95, /* Facility Unavailable */
f03a1af5
BH		 122 /* Additional ISA 2.06 and later server exceptions */
123 POWERPC_EXCP_HV_EMU = 96, /* HV emulation assistance */
124 POWERPC_EXCP_HV_MAINT = 97, /* HMI */
125 POWERPC_EXCP_HV_FU = 98, /* Hypervisor Facility unavailable */
1414c75d
CLG		 126 /* Server doorbell variants */
127 POWERPC_EXCP_SDOOR = 99,
128 POWERPC_EXCP_SDOOR_HV = 100,
d8ce5fd6
BH		 129 /* ISA 3.00 additions */
130 POWERPC_EXCP_HVIRT = 101,
3c89b8d6 131 POWERPC_EXCP_SYSCALL_VECTORED = 102, /* scv exception */
e1833e1f 132 /* EOL */
3c89b8d6 133 POWERPC_EXCP_NB = 103,
5cbdb3a3 134 /* QEMU exceptions: special cases we want to stop translation */
e1833e1f
JM		 135 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
136};
137
e1833e1f
JM		 138/* Exceptions error codes */
139enum {
140 /* Exception subtypes for POWERPC_EXCP_ALIGN */
141 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
142 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
143 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
144 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
145 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
146 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
99082815 147 POWERPC_EXCP_ALIGN_INSN = 0x07, /* Pref. insn x-ing 64-byte boundary */
e1833e1f
JM		 148 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
149 /* FP exceptions */
150 POWERPC_EXCP_FP = 0x10,
151 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
152 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
153 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
154 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
7c58044c 155 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
e1833e1f
JM		 156 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
157 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
158 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
159 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
160 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
161 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
162 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
163 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
164 /* Invalid instruction */
165 POWERPC_EXCP_INVAL = 0x20,
166 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
167 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
168 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
169 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
170 /* Privileged instruction */
171 POWERPC_EXCP_PRIV = 0x30,
172 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
173 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
174 /* Trap */
175 POWERPC_EXCP_TRAP = 0x40,
176};
177
25458103 178#define PPC_INPUT(env) ((env)->bus_model)
3fc6c082 179
be147d08 180/*****************************************************************************/
c227f099 181typedef struct opc_handler_t opc_handler_t;
79aceca5 182
3fc6c082 183/*****************************************************************************/
7222b94a 184/* Types used to describe some PowerPC registers etc. */
69b058c8 185typedef struct DisasContext DisasContext;
c227f099 186typedef struct ppc_spr_t ppc_spr_t;
c227f099 187typedef union ppc_tlb_t ppc_tlb_t;
1ad9f0a4 188typedef struct ppc_hash_pte64 ppc_hash_pte64_t;
76a66253 189
3fc6c082 190/* SPR access micro-ops generations callbacks */
c227f099 191struct ppc_spr_t {
72369f5c
RH		 192 const char *name;
193 target_ulong default_value;
194#ifndef CONFIG_USER_ONLY
195 unsigned int gdb_id;
196#endif
197#ifdef CONFIG_TCG
69b058c8
PB		 198 void (*uea_read)(DisasContext *ctx, int gpr_num, int spr_num);
199 void (*uea_write)(DisasContext *ctx, int spr_num, int gpr_num);
72369f5c 200# ifndef CONFIG_USER_ONLY
69b058c8
PB		 201 void (*oea_read)(DisasContext *ctx, int gpr_num, int spr_num);
202 void (*oea_write)(DisasContext *ctx, int spr_num, int gpr_num);
203 void (*hea_read)(DisasContext *ctx, int gpr_num, int spr_num);
204 void (*hea_write)(DisasContext *ctx, int spr_num, int gpr_num);
72369f5c 205# endif
76a66253 206#endif
d67d40ea 207#ifdef CONFIG_KVM
c647e3fe
DG		 208 /*
209 * We (ab)use the fact that all the SPRs will have ids for the
d67d40ea 210 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
c647e3fe
DG		 211 * don't sync this
212 */
d67d40ea
DG		 213 uint64_t one_reg_id;
214#endif
3fc6c082
FB		 215};
216
05ee3e8a
MCA		 217/* VSX/Altivec registers (128 bits) */
218typedef union _ppc_vsr_t {
a9d9eb8f
JM		 219 uint8_t u8[16];
220 uint16_t u16[8];
221 uint32_t u32[4];
05ee3e8a 222 uint64_t u64[2];
ab5f265d
AJ		 223 int8_t s8[16];
224 int16_t s16[8];
225 int32_t s32[4];
bb527533 226 int64_t s64[2];
05ee3e8a
MCA		 227 float32 f32[4];
228 float64 f64[2];
229 float128 f128;
bb527533
TM		 230#ifdef CONFIG_INT128
231 __uint128_t u128;
232#endif
05ee3e8a
MCA		 233 Int128 s128;
234} ppc_vsr_t;
235
236typedef ppc_vsr_t ppc_avr_t;
d9acba31 237typedef ppc_vsr_t ppc_fprp_t;
9fddaa0c 238
3c7b48b7 239#if !defined(CONFIG_USER_ONLY)
3fc6c082 240/* Software TLB cache */
c227f099
AL		 241typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
242struct ppc6xx_tlb_t {
76a66253
JM		 243 target_ulong pte0;
244 target_ulong pte1;
245 target_ulong EPN;
1d0a48fb
JM		 246};
247
c227f099
AL		 248typedef struct ppcemb_tlb_t ppcemb_tlb_t;
249struct ppcemb_tlb_t {
b162d02e 250 uint64_t RPN;
1d0a48fb 251 target_ulong EPN;
76a66253 252 target_ulong PID;
c55e9aef
JM		 253 target_ulong size;
254 uint32_t prot;
255 uint32_t attr; /* Storage attributes */
1d0a48fb
JM		 256};
257
d1e256fe
AG		 258typedef struct ppcmas_tlb_t {
259 uint32_t mas8;
260 uint32_t mas1;
261 uint64_t mas2;
262 uint64_t mas7_3;
263} ppcmas_tlb_t;
264
c227f099 265union ppc_tlb_t {
1c53accc
AG		 266 ppc6xx_tlb_t *tlb6;
267 ppcemb_tlb_t *tlbe;
268 ppcmas_tlb_t *tlbm;
3fc6c082 269};
1c53accc
AG		 270
271/* possible TLB variants */
272#define TLB_NONE 0
273#define TLB_6XX 1
274#define TLB_EMB 2
275#define TLB_MAS 3
3c7b48b7 276#endif
3fc6c082 277
b07c59f7
DG		 278typedef struct PPCHash64SegmentPageSizes PPCHash64SegmentPageSizes;
279
c227f099
AL		 280typedef struct ppc_slb_t ppc_slb_t;
281struct ppc_slb_t {
81762d6d
DG		 282 uint64_t esid;
283 uint64_t vsid;
b07c59f7 284 const PPCHash64SegmentPageSizes *sps;
8eee0af9
BS		 285};
286
d83af167 287#define MAX_SLB_ENTRIES 64
81762d6d
DG		 288#define SEGMENT_SHIFT_256M 28
289#define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
290
cdaee006
DG		 291#define SEGMENT_SHIFT_1T 40
292#define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
293
79825f4d
BH		 294typedef struct ppc_v3_pate_t {
295 uint64_t dw0;
296 uint64_t dw1;
297} ppc_v3_pate_t;
cdaee006 298
3fc6c082
FB		 299/*****************************************************************************/
300/* Machine state register bits definition */
76a66253 301#define MSR_SF 63 /* Sixty-four-bit mode hflags */
bd928eba 302#define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
3fc6c082 303#define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
23513f81 304#define MSR_HV 60 /* hypervisor state hflags */
cdcdda27
AK		 305#define MSR_TS0 34 /* Transactional state, 2 bits (Book3s) */
306#define MSR_TS1 33
307#define MSR_TM 32 /* Transactional Memory Available (Book3s) */
363be49c
JM		 308#define MSR_CM 31 /* Computation mode for BookE hflags */
309#define MSR_ICM 30 /* Interrupt computation mode for BookE */
71afeb61 310#define MSR_GS 28 /* guest state for BookE */
363be49c 311#define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
d26bfc9a
JM		 312#define MSR_VR 25 /* altivec available x hflags */
313#define MSR_SPE 25 /* SPE enable for BookE x hflags */
76a66253 314#define MSR_AP 23 /* Access privilege state on 602 hflags */
1f29871c 315#define MSR_VSX 23 /* Vector Scalar Extension (ISA 2.06 and later) x hflags */
76a66253 316#define MSR_SA 22 /* Supervisor access mode on 602 hflags */
3fc6c082 317#define MSR_KEY 19 /* key bit on 603e */
25ba3a68 318#define MSR_POW 18 /* Power management */
d26bfc9a
JM		 319#define MSR_TGPR 17 /* TGPR usage on 602/603 x */
320#define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
3fc6c082
FB		 321#define MSR_ILE 16 /* Interrupt little-endian mode */
322#define MSR_EE 15 /* External interrupt enable */
76a66253
JM		 323#define MSR_PR 14 /* Problem state hflags */
324#define MSR_FP 13 /* Floating point available hflags */
3fc6c082 325#define MSR_ME 12 /* Machine check interrupt enable */
56ced497 326#define MSR_FE0 11 /* Floating point exception mode 0 */
d26bfc9a
JM		 327#define MSR_SE 10 /* Single-step trace enable x hflags */
328#define MSR_DWE 10 /* Debug wait enable on 405 x */
329#define MSR_UBLE 10 /* User BTB lock enable on e500 x */
330#define MSR_BE 9 /* Branch trace enable x hflags */
331#define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
56ced497 332#define MSR_FE1 8 /* Floating point exception mode 1 */
3fc6c082 333#define MSR_AL 7 /* AL bit on POWER */
0411a972 334#define MSR_EP 6 /* Exception prefix on 601 */
3fc6c082 335#define MSR_IR 5 /* Instruction relocate */
3fc6c082 336#define MSR_DR 4 /* Data relocate */
9fb04491
BH		 337#define MSR_IS 5 /* Instruction address space (BookE) */
338#define MSR_DS 4 /* Data address space (BookE) */
25ba3a68 339#define MSR_PE 3 /* Protection enable on 403 */
d26bfc9a
JM		 340#define MSR_PX 2 /* Protection exclusive on 403 x */
341#define MSR_PMM 2 /* Performance monitor mark on POWER x */
342#define MSR_RI 1 /* Recoverable interrupt 1 */
343#define MSR_LE 0 /* Little-endian mode 1 hflags */
0411a972 344
1488270e 345/* LPCR bits */
2a83f997
CLG		 346#define LPCR_VPM0 PPC_BIT(0)
347#define LPCR_VPM1 PPC_BIT(1)
348#define LPCR_ISL PPC_BIT(2)
349#define LPCR_KBV PPC_BIT(3)
88536935 350#define LPCR_DPFD_SHIFT (63 - 11)
7659ca1a 351#define LPCR_DPFD (0x7ull << LPCR_DPFD_SHIFT)
88536935
BH		 352#define LPCR_VRMASD_SHIFT (63 - 16)
353#define LPCR_VRMASD (0x1full << LPCR_VRMASD_SHIFT)
18aa49ec
SJS		 354/* P9: Power-saving mode Exit Cause Enable (Upper Section) Mask */
355#define LPCR_PECE_U_SHIFT (63 - 19)
356#define LPCR_PECE_U_MASK (0x7ull << LPCR_PECE_U_SHIFT)
2a83f997 357#define LPCR_HVEE PPC_BIT(17) /* Hypervisor Virt Exit Enable */
526cdce7 358#define LPCR_RMLS_SHIFT (63 - 37) /* RMLS (removed in ISA v3.0) */
88536935 359#define LPCR_RMLS (0xfull << LPCR_RMLS_SHIFT)
526cdce7 360#define LPCR_HAIL PPC_BIT(37) /* ISA v3.1 HV AIL=3 equivalent */
2a83f997 361#define LPCR_ILE PPC_BIT(38)
526cdce7 362#define LPCR_AIL_SHIFT (63 - 40) /* Alternate interrupt location */
1488270e 363#define LPCR_AIL (3ull << LPCR_AIL_SHIFT)
2a83f997
CLG		 364#define LPCR_UPRT PPC_BIT(41) /* Use Process Table */
365#define LPCR_EVIRT PPC_BIT(42) /* Enhanced Virtualisation */
00fd075e 366#define LPCR_HR PPC_BIT(43) /* Host Radix */
2a83f997
CLG		 367#define LPCR_ONL PPC_BIT(45)
368#define LPCR_LD PPC_BIT(46) /* Large Decrementer */
369#define LPCR_P7_PECE0 PPC_BIT(49)
370#define LPCR_P7_PECE1 PPC_BIT(50)
371#define LPCR_P7_PECE2 PPC_BIT(51)
372#define LPCR_P8_PECE0 PPC_BIT(47)
373#define LPCR_P8_PECE1 PPC_BIT(48)
374#define LPCR_P8_PECE2 PPC_BIT(49)
375#define LPCR_P8_PECE3 PPC_BIT(50)
376#define LPCR_P8_PECE4 PPC_BIT(51)
18aa49ec
SJS		 377/* P9: Power-saving mode Exit Cause Enable (Lower Section) Mask */
378#define LPCR_PECE_L_SHIFT (63 - 51)
379#define LPCR_PECE_L_MASK (0x1full << LPCR_PECE_L_SHIFT)
2a83f997
CLG		 380#define LPCR_PDEE PPC_BIT(47) /* Privileged Doorbell Exit EN */
381#define LPCR_HDEE PPC_BIT(48) /* Hyperv Doorbell Exit Enable */
382#define LPCR_EEE PPC_BIT(49) /* External Exit Enable */
383#define LPCR_DEE PPC_BIT(50) /* Decrementer Exit Enable */
384#define LPCR_OEE PPC_BIT(51) /* Other Exit Enable */
385#define LPCR_MER PPC_BIT(52)
386#define LPCR_GTSE PPC_BIT(53) /* Guest Translation Shootdown */
387#define LPCR_TC PPC_BIT(54)
388#define LPCR_HEIC PPC_BIT(59) /* HV Extern Interrupt Control */
389#define LPCR_LPES0 PPC_BIT(60)
390#define LPCR_LPES1 PPC_BIT(61)
391#define LPCR_RMI PPC_BIT(62)
392#define LPCR_HVICE PPC_BIT(62) /* HV Virtualisation Int Enable */
393#define LPCR_HDICE PPC_BIT(63)
1e0c7e55 394
21c0d66a
BH		 395/* PSSCR bits */
396#define PSSCR_ESL PPC_BIT(42) /* Enable State Loss */
397#define PSSCR_EC PPC_BIT(43) /* Exit Criterion */
398
493028d8
CLG		 399/* HFSCR bits */
400#define HFSCR_MSGP PPC_BIT(53) /* Privileged Message Send Facilities */
401#define HFSCR_IC_MSGP 0xA
402
0411a972
JM		 403#define msr_sf ((env->msr >> MSR_SF) & 1)
404#define msr_isf ((env->msr >> MSR_ISF) & 1)
23513f81
DG		 405#if defined(TARGET_PPC64)
406#define msr_hv ((env->msr >> MSR_HV) & 1)
407#else
408#define msr_hv (0)
409#endif
0411a972
JM		 410#define msr_cm ((env->msr >> MSR_CM) & 1)
411#define msr_icm ((env->msr >> MSR_ICM) & 1)
71afeb61 412#define msr_gs ((env->msr >> MSR_GS) & 1)
0411a972
JM		 413#define msr_ucle ((env->msr >> MSR_UCLE) & 1)
414#define msr_vr ((env->msr >> MSR_VR) & 1)
f9320410 415#define msr_spe ((env->msr >> MSR_SPE) & 1)
0411a972 416#define msr_ap ((env->msr >> MSR_AP) & 1)
1f29871c 417#define msr_vsx ((env->msr >> MSR_VSX) & 1)
0411a972
JM		 418#define msr_sa ((env->msr >> MSR_SA) & 1)
419#define msr_key ((env->msr >> MSR_KEY) & 1)
420#define msr_pow ((env->msr >> MSR_POW) & 1)
421#define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
422#define msr_ce ((env->msr >> MSR_CE) & 1)
423#define msr_ile ((env->msr >> MSR_ILE) & 1)
424#define msr_ee ((env->msr >> MSR_EE) & 1)
425#define msr_pr ((env->msr >> MSR_PR) & 1)
426#define msr_fp ((env->msr >> MSR_FP) & 1)
427#define msr_me ((env->msr >> MSR_ME) & 1)
428#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
429#define msr_se ((env->msr >> MSR_SE) & 1)
430#define msr_dwe ((env->msr >> MSR_DWE) & 1)
431#define msr_uble ((env->msr >> MSR_UBLE) & 1)
432#define msr_be ((env->msr >> MSR_BE) & 1)
433#define msr_de ((env->msr >> MSR_DE) & 1)
434#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
435#define msr_al ((env->msr >> MSR_AL) & 1)
436#define msr_ep ((env->msr >> MSR_EP) & 1)
437#define msr_ir ((env->msr >> MSR_IR) & 1)
438#define msr_dr ((env->msr >> MSR_DR) & 1)
9fb04491
BH		 439#define msr_is ((env->msr >> MSR_IS) & 1)
440#define msr_ds ((env->msr >> MSR_DS) & 1)
0411a972
JM		 441#define msr_pe ((env->msr >> MSR_PE) & 1)
442#define msr_px ((env->msr >> MSR_PX) & 1)
443#define msr_pmm ((env->msr >> MSR_PMM) & 1)
444#define msr_ri ((env->msr >> MSR_RI) & 1)
445#define msr_le ((env->msr >> MSR_LE) & 1)
cdcdda27
AK		 446#define msr_ts ((env->msr >> MSR_TS1) & 3)
447#define msr_tm ((env->msr >> MSR_TM) & 1)
448
0e3bf489
RK		 449#define DBCR0_ICMP (1 << 27)
450#define DBCR0_BRT (1 << 26)
451#define DBSR_ICMP (1 << 27)
452#define DBSR_BRT (1 << 26)
453
a4f30719
JM		 454/* Hypervisor bit is more specific */
455#if defined(TARGET_PPC64)
23513f81 456#define MSR_HVB (1ULL << MSR_HV)
a4f30719
JM		 457#else
458#define MSR_HVB (0ULL)
a4f30719 459#endif
79aceca5 460
da82c73a
SJS		 461/* DSISR */
462#define DSISR_NOPTE 0x40000000
463/* Not permitted by access authority of encoded access authority */
464#define DSISR_PROTFAULT 0x08000000
465#define DSISR_ISSTORE 0x02000000
466/* Not permitted by virtual page class key protection */
467#define DSISR_AMR 0x00200000
d5fee0bb
SJS		 468/* Unsupported Radix Tree Configuration */
469#define DSISR_R_BADCONFIG 0x00080000
d04ea940
CLG		 470#define DSISR_ATOMIC_RC 0x00040000
471/* Unable to translate address of (guest) pde or process/page table entry */
472#define DSISR_PRTABLE_FAULT 0x00020000
da82c73a 473
a6152b52
SJS		 474/* SRR1 error code fields */
475
da82c73a
SJS		 476#define SRR1_NOPTE DSISR_NOPTE
477/* Not permitted due to no-execute or guard bit set */
07a68f99 478#define SRR1_NOEXEC_GUARD 0x10000000
da82c73a
SJS		 479#define SRR1_PROTFAULT DSISR_PROTFAULT
480#define SRR1_IAMR DSISR_AMR
a6152b52 481
0911a60c
LB		 482/* SRR1[42:45] wakeup fields for System Reset Interrupt */
483
484#define SRR1_WAKEMASK 0x003c0000 /* reason for wakeup */
485
486#define SRR1_WAKEHMI 0x00280000 /* Hypervisor maintenance */
487#define SRR1_WAKEHVI 0x00240000 /* Hypervisor Virt. Interrupt (P9) */
488#define SRR1_WAKEEE 0x00200000 /* External interrupt */
489#define SRR1_WAKEDEC 0x00180000 /* Decrementer interrupt */
490#define SRR1_WAKEDBELL 0x00140000 /* Privileged doorbell */
491#define SRR1_WAKERESET 0x00100000 /* System reset */
492#define SRR1_WAKEHDBELL 0x000c0000 /* Hypervisor doorbell */
493#define SRR1_WAKESCOM 0x00080000 /* SCOM not in power-saving mode */
494
495/* SRR1[46:47] power-saving exit mode */
496
497#define SRR1_WAKESTATE 0x00030000 /* Powersave exit mask */
498
499#define SRR1_WS_HVLOSS 0x00030000 /* HV resources not maintained */
500#define SRR1_WS_GPRLOSS 0x00020000 /* GPRs not maintained */
501#define SRR1_WS_NOLOSS 0x00010000 /* All resources maintained */
502
7019cb3d
AK		 503/* Facility Status and Control (FSCR) bits */
504#define FSCR_EBB (63 - 56) /* Event-Based Branch Facility */
505#define FSCR_TAR (63 - 55) /* Target Address Register */
3c89b8d6 506#define FSCR_SCV (63 - 51) /* System call vectored */
7019cb3d
AK		 507/* Interrupt cause mask and position in FSCR. HFSCR has the same format */
508#define FSCR_IC_MASK (0xFFULL)
509#define FSCR_IC_POS (63 - 7)
510#define FSCR_IC_DSCR_SPR3 2
511#define FSCR_IC_PMU 3
512#define FSCR_IC_BHRB 4
513#define FSCR_IC_TM 5
514#define FSCR_IC_EBB 7
515#define FSCR_IC_TAR 8
3c89b8d6 516#define FSCR_IC_SCV 12
7019cb3d 517
a586e548 518/* Exception state register bits definition */
2a83f997
CLG		 519#define ESR_PIL PPC_BIT(36) /* Illegal Instruction */
520#define ESR_PPR PPC_BIT(37) /* Privileged Instruction */
521#define ESR_PTR PPC_BIT(38) /* Trap */
522#define ESR_FP PPC_BIT(39) /* Floating-Point Operation */
523#define ESR_ST PPC_BIT(40) /* Store Operation */
524#define ESR_AP PPC_BIT(44) /* Auxiliary Processor Operation */
525#define ESR_PUO PPC_BIT(45) /* Unimplemented Operation */
526#define ESR_BO PPC_BIT(46) /* Byte Ordering */
527#define ESR_PIE PPC_BIT(47) /* Imprecise exception */
528#define ESR_DATA PPC_BIT(53) /* Data Access (Embedded page table) */
529#define ESR_TLBI PPC_BIT(54) /* TLB Ineligible (Embedded page table) */
530#define ESR_PT PPC_BIT(55) /* Page Table (Embedded page table) */
531#define ESR_SPV PPC_BIT(56) /* SPE/VMX operation */
532#define ESR_EPID PPC_BIT(57) /* External Process ID operation */
533#define ESR_VLEMI PPC_BIT(58) /* VLE operation */
534#define ESR_MIF PPC_BIT(62) /* Misaligned instruction (VLE) */
a586e548 535
aac86237
TM		 536/* Transaction EXception And Summary Register bits */
537#define TEXASR_FAILURE_PERSISTENT (63 - 7)
538#define TEXASR_DISALLOWED (63 - 8)
539#define TEXASR_NESTING_OVERFLOW (63 - 9)
540#define TEXASR_FOOTPRINT_OVERFLOW (63 - 10)
541#define TEXASR_SELF_INDUCED_CONFLICT (63 - 11)
542#define TEXASR_NON_TRANSACTIONAL_CONFLICT (63 - 12)
543#define TEXASR_TRANSACTION_CONFLICT (63 - 13)
544#define TEXASR_TRANSLATION_INVALIDATION_CONFLICT (63 - 14)
545#define TEXASR_IMPLEMENTATION_SPECIFIC (63 - 15)
546#define TEXASR_INSTRUCTION_FETCH_CONFLICT (63 - 16)
547#define TEXASR_ABORT (63 - 31)
548#define TEXASR_SUSPENDED (63 - 32)
549#define TEXASR_PRIVILEGE_HV (63 - 34)
550#define TEXASR_PRIVILEGE_PR (63 - 35)
551#define TEXASR_FAILURE_SUMMARY (63 - 36)
552#define TEXASR_TFIAR_EXACT (63 - 37)
553#define TEXASR_ROT (63 - 38)
554#define TEXASR_TRANSACTION_LEVEL (63 - 52) /* 12 bits */
555
d26bfc9a 556enum {
4018bae9 557 POWERPC_FLAG_NONE = 0x00000000,
d26bfc9a 558 /* Flag for MSR bit 25 signification (VRE/SPE) */
4018bae9
JM		 559 POWERPC_FLAG_SPE = 0x00000001,
560 POWERPC_FLAG_VRE = 0x00000002,
d26bfc9a 561 /* Flag for MSR bit 17 signification (TGPR/CE) */
4018bae9
JM		 562 POWERPC_FLAG_TGPR = 0x00000004,
563 POWERPC_FLAG_CE = 0x00000008,
d26bfc9a 564 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
4018bae9
JM		 565 POWERPC_FLAG_SE = 0x00000010,
566 POWERPC_FLAG_DWE = 0x00000020,
567 POWERPC_FLAG_UBLE = 0x00000040,
d26bfc9a 568 /* Flag for MSR bit 9 signification (BE/DE) */
4018bae9
JM		 569 POWERPC_FLAG_BE = 0x00000080,
570 POWERPC_FLAG_DE = 0x00000100,
a4f30719 571 /* Flag for MSR bit 2 signification (PX/PMM) */
4018bae9
JM		 572 POWERPC_FLAG_PX = 0x00000200,
573 POWERPC_FLAG_PMM = 0x00000400,
574 /* Flag for special features */
575 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
576 POWERPC_FLAG_RTC_CLK = 0x00010000,
577 POWERPC_FLAG_BUS_CLK = 0x00020000,
697ab892
DG		 578 /* Has CFAR */
579 POWERPC_FLAG_CFAR = 0x00040000,
74f23997
TM		 580 /* Has VSX */
581 POWERPC_FLAG_VSX = 0x00080000,
e43668a7
TM		 582 /* Has Transaction Memory (ISA 2.07) */
583 POWERPC_FLAG_TM = 0x00100000,
3c89b8d6
NP		 584 /* Has SCV (ISA 3.00) */
585 POWERPC_FLAG_SCV = 0x00200000,
18285046
RH		 586 /* Has HID0 for LE bit (601) */
587 POWERPC_FLAG_HID0_LE = 0x00400000,
d26bfc9a
JM		 588};
589
2df4fe7a
RH		 590/*
591 * Bits for env->hflags.
592 *
593 * Most of these bits overlap with corresponding bits in MSR,
594 * but some come from other sources. Those that do come from
595 * the MSR are validated in hreg_compute_hflags.
596 */
597enum {
598 HFLAGS_LE = 0, /* MSR_LE -- comes from elsewhere on 601 */
599 HFLAGS_HV = 1, /* computed from MSR_HV and other state */
600 HFLAGS_64 = 2, /* computed from MSR_CE and MSR_SF */
f03de3b4 601 HFLAGS_GTSE = 3, /* computed from SPR_LPCR[GTSE] */
2df4fe7a 602 HFLAGS_DR = 4, /* MSR_DR */
2df4fe7a 603 HFLAGS_SPE = 6, /* from MSR_SPE if cpu has SPE; avoid overlap w/ MSR_VR */
2df4fe7a
RH		 604 HFLAGS_TM = 8, /* computed from MSR_TM */
605 HFLAGS_BE = 9, /* MSR_BE -- from elsewhere on embedded ppc */
606 HFLAGS_SE = 10, /* MSR_SE -- from elsewhere on embedded ppc */
607 HFLAGS_FP = 13, /* MSR_FP */
608 HFLAGS_PR = 14, /* MSR_PR */
0e6bac3e 609 HFLAGS_VSX = 23, /* MSR_VSX if cpu has VSX */
2df4fe7a 610 HFLAGS_VR = 25, /* MSR_VR if cpu has VRE */
d764184d
RH		 611
612 HFLAGS_IMMU_IDX = 26, /* 26..28 -- the composite immu_idx */
613 HFLAGS_DMMU_IDX = 29, /* 29..31 -- the composite dmmu_idx */
2df4fe7a
RH		 614};
615
7c58044c
JM		 616/*****************************************************************************/
617/* Floating point status and control register */
a2735cf4
PC		 618#define FPSCR_DRN2 34 /* Decimal Floating-Point rounding control */
619#define FPSCR_DRN1 33 /* Decimal Floating-Point rounding control */
620#define FPSCR_DRN0 32 /* Decimal Floating-Point rounding control */
7c58044c
JM		 621#define FPSCR_FX 31 /* Floating-point exception summary */
622#define FPSCR_FEX 30 /* Floating-point enabled exception summary */
623#define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
624#define FPSCR_OX 28 /* Floating-point overflow exception */
625#define FPSCR_UX 27 /* Floating-point underflow exception */
626#define FPSCR_ZX 26 /* Floating-point zero divide exception */
627#define FPSCR_XX 25 /* Floating-point inexact exception */
628#define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
629#define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
630#define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
631#define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
632#define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
633#define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
634#define FPSCR_FR 18 /* Floating-point fraction rounded */
635#define FPSCR_FI 17 /* Floating-point fraction inexact */
636#define FPSCR_C 16 /* Floating-point result class descriptor */
637#define FPSCR_FL 15 /* Floating-point less than or negative */
638#define FPSCR_FG 14 /* Floating-point greater than or negative */
639#define FPSCR_FE 13 /* Floating-point equal or zero */
640#define FPSCR_FU 12 /* Floating-point unordered or NaN */
641#define FPSCR_FPCC 12 /* Floating-point condition code */
642#define FPSCR_FPRF 12 /* Floating-point result flags */
643#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
644#define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
645#define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
646#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
647#define FPSCR_OE 6 /* Floating-point overflow exception enable */
136fbf65 648#define FPSCR_UE 5 /* Floating-point underflow exception enable */
7c58044c
JM		 649#define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
650#define FPSCR_XE 3 /* Floating-point inexact exception enable */
651#define FPSCR_NI 2 /* Floating-point non-IEEE mode */
652#define FPSCR_RN1 1
31eb7ddd 653#define FPSCR_RN0 0 /* Floating-point rounding control */
a2735cf4 654#define fpscr_drn (((env->fpscr) & FP_DRN) >> FPSCR_DRN0)
7c58044c
JM		 655#define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
656#define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
657#define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
658#define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
659#define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
660#define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
661#define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
662#define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
663#define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
664#define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
665#define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
666#define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
667#define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
668#define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
669#define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
670#define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
671#define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
672#define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
673#define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
674#define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
675#define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
676#define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
31eb7ddd 677#define fpscr_rn (((env->fpscr) >> FPSCR_RN0) & 0x3)
7c58044c 678/* Invalid operation exception summary */
fe43ba97
BL		 679#define FPSCR_IX ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
680 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
681 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
682 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
683 (1 << FPSCR_VXCVI))
7c58044c
JM		 684/* exception summary */
685#define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
686/* enabled exception summary */
687#define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
688 0x1F)
689
a2735cf4
PC		 690#define FP_DRN2 (1ull << FPSCR_DRN2)
691#define FP_DRN1 (1ull << FPSCR_DRN1)
692#define FP_DRN0 (1ull << FPSCR_DRN0)
693#define FP_DRN (FP_DRN2 | FP_DRN1 | FP_DRN0)
c647e3fe
DG		 694#define FP_FX (1ull << FPSCR_FX)
695#define FP_FEX (1ull << FPSCR_FEX)
696#define FP_VX (1ull << FPSCR_VX)
697#define FP_OX (1ull << FPSCR_OX)
698#define FP_UX (1ull << FPSCR_UX)
699#define FP_ZX (1ull << FPSCR_ZX)
700#define FP_XX (1ull << FPSCR_XX)
701#define FP_VXSNAN (1ull << FPSCR_VXSNAN)
702#define FP_VXISI (1ull << FPSCR_VXISI)
703#define FP_VXIDI (1ull << FPSCR_VXIDI)
704#define FP_VXZDZ (1ull << FPSCR_VXZDZ)
705#define FP_VXIMZ (1ull << FPSCR_VXIMZ)
706#define FP_VXVC (1ull << FPSCR_VXVC)
31eb7ddd 707#define FP_FR (1ull << FPSCR_FR)
c647e3fe
DG		 708#define FP_FI (1ull << FPSCR_FI)
709#define FP_C (1ull << FPSCR_C)
710#define FP_FL (1ull << FPSCR_FL)
711#define FP_FG (1ull << FPSCR_FG)
712#define FP_FE (1ull << FPSCR_FE)
713#define FP_FU (1ull << FPSCR_FU)
714#define FP_FPCC (FP_FL | FP_FG | FP_FE | FP_FU)
31eb7ddd 715#define FP_FPRF (FP_C | FP_FPCC)
c647e3fe
DG		 716#define FP_VXSOFT (1ull << FPSCR_VXSOFT)
717#define FP_VXSQRT (1ull << FPSCR_VXSQRT)
718#define FP_VXCVI (1ull << FPSCR_VXCVI)
719#define FP_VE (1ull << FPSCR_VE)
720#define FP_OE (1ull << FPSCR_OE)
721#define FP_UE (1ull << FPSCR_UE)
722#define FP_ZE (1ull << FPSCR_ZE)
723#define FP_XE (1ull << FPSCR_XE)
724#define FP_NI (1ull << FPSCR_NI)
725#define FP_RN1 (1ull << FPSCR_RN1)
31eb7ddd
PC		 726#define FP_RN0 (1ull << FPSCR_RN0)
727#define FP_RN (FP_RN1 | FP_RN0)
728
31eb7ddd
PC		 729#define FP_ENABLES (FP_VE | FP_OE | FP_UE | FP_ZE | FP_XE)
730#define FP_STATUS (FP_FR | FP_FI | FP_FPRF)
dbdc13a1 731
d1277156
JC		 732/* the exception bits which can be cleared by mcrfs - includes FX */
733#define FP_EX_CLEAR_BITS (FP_FX | FP_OX | FP_UX | FP_ZX | \
734 FP_XX | FP_VXSNAN | FP_VXISI | FP_VXIDI | \
735 FP_VXZDZ | FP_VXIMZ | FP_VXVC | FP_VXSOFT | \
736 FP_VXSQRT | FP_VXCVI)
737
7c58044c 738/*****************************************************************************/
6fa724a3 739/* Vector status and control register */
c647e3fe
DG		 740#define VSCR_NJ 16 /* Vector non-java */
741#define VSCR_SAT 0 /* Vector saturation */
6fa724a3 742
01662f3e
AG		 743/*****************************************************************************/
744/* BookE e500 MMU registers */
745
746#define MAS0_NV_SHIFT 0
747#define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
748
749#define MAS0_WQ_SHIFT 12
750#define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
751/* Write TLB entry regardless of reservation */
752#define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
753/* Write TLB entry only already in use */
754#define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
755/* Clear TLB entry */
756#define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
757
758#define MAS0_HES_SHIFT 14
759#define MAS0_HES (1 << MAS0_HES_SHIFT)
760
761#define MAS0_ESEL_SHIFT 16
762#define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
763
764#define MAS0_TLBSEL_SHIFT 28
765#define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
766#define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
767#define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
768#define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
769#define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
770
771#define MAS0_ATSEL_SHIFT 31
772#define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
773#define MAS0_ATSEL_TLB 0
774#define MAS0_ATSEL_LRAT MAS0_ATSEL
775
2bd9543c
SW		 776#define MAS1_TSIZE_SHIFT 7
777#define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
01662f3e
AG		 778
779#define MAS1_TS_SHIFT 12
780#define MAS1_TS (1 << MAS1_TS_SHIFT)
781
782#define MAS1_IND_SHIFT 13
783#define MAS1_IND (1 << MAS1_IND_SHIFT)
784
785#define MAS1_TID_SHIFT 16
786#define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
787
788#define MAS1_IPROT_SHIFT 30
789#define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
790
791#define MAS1_VALID_SHIFT 31
792#define MAS1_VALID 0x80000000
793
794#define MAS2_EPN_SHIFT 12
96091698 795#define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
01662f3e
AG		 796
797#define MAS2_ACM_SHIFT 6
798#define MAS2_ACM (1 << MAS2_ACM_SHIFT)
799
800#define MAS2_VLE_SHIFT 5
801#define MAS2_VLE (1 << MAS2_VLE_SHIFT)
802
803#define MAS2_W_SHIFT 4
804#define MAS2_W (1 << MAS2_W_SHIFT)
805
806#define MAS2_I_SHIFT 3
807#define MAS2_I (1 << MAS2_I_SHIFT)
808
809#define MAS2_M_SHIFT 2
810#define MAS2_M (1 << MAS2_M_SHIFT)
811
812#define MAS2_G_SHIFT 1
813#define MAS2_G (1 << MAS2_G_SHIFT)
814
815#define MAS2_E_SHIFT 0
816#define MAS2_E (1 << MAS2_E_SHIFT)
817
818#define MAS3_RPN_SHIFT 12
819#define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
820
821#define MAS3_U0 0x00000200
822#define MAS3_U1 0x00000100
823#define MAS3_U2 0x00000080
824#define MAS3_U3 0x00000040
825#define MAS3_UX 0x00000020
826#define MAS3_SX 0x00000010
827#define MAS3_UW 0x00000008
828#define MAS3_SW 0x00000004
829#define MAS3_UR 0x00000002
830#define MAS3_SR 0x00000001
831#define MAS3_SPSIZE_SHIFT 1
832#define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
833
834#define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
835#define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
836#define MAS4_TIDSELD_MASK 0x00030000
837#define MAS4_TIDSELD_PID0 0x00000000
838#define MAS4_TIDSELD_PID1 0x00010000
839#define MAS4_TIDSELD_PID2 0x00020000
840#define MAS4_TIDSELD_PIDZ 0x00030000
841#define MAS4_INDD 0x00008000 /* Default IND */
842#define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
843#define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
844#define MAS4_ACMD 0x00000040
845#define MAS4_VLED 0x00000020
846#define MAS4_WD 0x00000010
847#define MAS4_ID 0x00000008
848#define MAS4_MD 0x00000004
849#define MAS4_GD 0x00000002
850#define MAS4_ED 0x00000001
851#define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
852#define MAS4_WIMGED_SHIFT 0
853
854#define MAS5_SGS 0x80000000
855#define MAS5_SLPID_MASK 0x00000fff
856
857#define MAS6_SPID0 0x3fff0000
858#define MAS6_SPID1 0x00007ffe
859#define MAS6_ISIZE(x) MAS1_TSIZE(x)
860#define MAS6_SAS 0x00000001
861#define MAS6_SPID MAS6_SPID0
862#define MAS6_SIND 0x00000002 /* Indirect page */
863#define MAS6_SIND_SHIFT 1
864#define MAS6_SPID_MASK 0x3fff0000
865#define MAS6_SPID_SHIFT 16
866#define MAS6_ISIZE_MASK 0x00000f80
867#define MAS6_ISIZE_SHIFT 7
868
869#define MAS7_RPN 0xffffffff
870
871#define MAS8_TGS 0x80000000
872#define MAS8_VF 0x40000000
873#define MAS8_TLBPID 0x00000fff
874
875/* Bit definitions for MMUCFG */
876#define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
877#define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
878#define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
879#define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
880#define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
881#define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
882#define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
883#define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
884#define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
885
886/* Bit definitions for MMUCSR0 */
887#define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
888#define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
889#define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
890#define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
891#define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
892 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
893#define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
894#define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
895#define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
896#define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
897
898/* TLBnCFG encoding */
899#define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
900#define TLBnCFG_HES 0x00002000 /* HW select supported */
901#define TLBnCFG_AVAIL 0x00004000 /* variable page size */
902#define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
903#define TLBnCFG_GTWE 0x00010000 /* Guest can write */
904#define TLBnCFG_IND 0x00020000 /* IND entries supported */
905#define TLBnCFG_PT 0x00040000 /* Can load from page table */
906#define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
907#define TLBnCFG_MINSIZE_SHIFT 20
908#define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
909#define TLBnCFG_MAXSIZE_SHIFT 16
910#define TLBnCFG_ASSOC 0xff000000 /* Associativity */
911#define TLBnCFG_ASSOC_SHIFT 24
912
913/* TLBnPS encoding */
914#define TLBnPS_4K 0x00000004
915#define TLBnPS_8K 0x00000008
916#define TLBnPS_16K 0x00000010
917#define TLBnPS_32K 0x00000020
918#define TLBnPS_64K 0x00000040
919#define TLBnPS_128K 0x00000080
920#define TLBnPS_256K 0x00000100
921#define TLBnPS_512K 0x00000200
922#define TLBnPS_1M 0x00000400
923#define TLBnPS_2M 0x00000800
924#define TLBnPS_4M 0x00001000
925#define TLBnPS_8M 0x00002000
926#define TLBnPS_16M 0x00004000
927#define TLBnPS_32M 0x00008000
928#define TLBnPS_64M 0x00010000
929#define TLBnPS_128M 0x00020000
930#define TLBnPS_256M 0x00040000
931#define TLBnPS_512M 0x00080000
932#define TLBnPS_1G 0x00100000
933#define TLBnPS_2G 0x00200000
934#define TLBnPS_4G 0x00400000
935#define TLBnPS_8G 0x00800000
936#define TLBnPS_16G 0x01000000
937#define TLBnPS_32G 0x02000000
938#define TLBnPS_64G 0x04000000
939#define TLBnPS_128G 0x08000000
940#define TLBnPS_256G 0x10000000
941
942/* tlbilx action encoding */
943#define TLBILX_T_ALL 0
944#define TLBILX_T_TID 1
945#define TLBILX_T_FULLMATCH 3
946#define TLBILX_T_CLASS0 4
947#define TLBILX_T_CLASS1 5
948#define TLBILX_T_CLASS2 6
949#define TLBILX_T_CLASS3 7
950
951/* BookE 2.06 helper defines */
952
953#define BOOKE206_FLUSH_TLB0 (1 << 0)
954#define BOOKE206_FLUSH_TLB1 (1 << 1)
955#define BOOKE206_FLUSH_TLB2 (1 << 2)
956#define BOOKE206_FLUSH_TLB3 (1 << 3)
957
958/* number of possible TLBs */
959#define BOOKE206_MAX_TLBN 4
960
50728199
RK		 961#define EPID_EPID_SHIFT 0x0
962#define EPID_EPID 0xFF
963#define EPID_ELPID_SHIFT 0x10
964#define EPID_ELPID 0x3F0000
965#define EPID_EGS 0x20000000
966#define EPID_EGS_SHIFT 29
967#define EPID_EAS 0x40000000
968#define EPID_EAS_SHIFT 30
969#define EPID_EPR 0x80000000
970#define EPID_EPR_SHIFT 31
971/* We don't support EGS and ELPID */
972#define EPID_MASK (EPID_EPID | EPID_EAS | EPID_EPR)
973
58e00a24 974/*****************************************************************************/
7af1e7b0 975/* Server and Embedded Processor Control */
58e00a24
AG		 976
977#define DBELL_TYPE_SHIFT 27
978#define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
979#define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
980#define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
981#define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
982#define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
983#define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
984
7af1e7b0
CLG		 985#define DBELL_TYPE_DBELL_SERVER (0x05 << DBELL_TYPE_SHIFT)
986
987#define DBELL_BRDCAST PPC_BIT(37)
58e00a24
AG		 988#define DBELL_LPIDTAG_SHIFT 14
989#define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
990#define DBELL_PIRTAG_MASK 0x3fff
991
7af1e7b0
CLG		 992#define DBELL_PROCIDTAG_MASK PPC_BITMASK(44, 63)
993
4656e1f0
BH		 994#define PPC_PAGE_SIZES_MAX_SZ 8
995
c64abd1f
SB		 996struct ppc_radix_page_info {
997 uint32_t count;
998 uint32_t entries[PPC_PAGE_SIZES_MAX_SZ];
999};
4656e1f0 1000
6fa724a3 1001/*****************************************************************************/
7c58044c 1002/* The whole PowerPC CPU context */
50728199 1003
c647e3fe
DG		 1004/*
1005 * PowerPC needs eight modes for different hypervisor/supervisor/guest
1006 * + real/paged mode combinations. The other two modes are for
1007 * external PID load/store.
50728199 1008 */
50728199
RK		 1009#define PPC_TLB_EPID_LOAD 8
1010#define PPC_TLB_EPID_STORE 9
6ebbf390 1011
54ff58bb
BR		 1012#define PPC_CPU_OPCODES_LEN 0x40
1013#define PPC_CPU_INDIRECT_OPCODES_LEN 0x20
b048960f 1014
3fc6c082 1015struct CPUPPCState {
ad5db2e7
BZ		 1016 /* Most commonly used resources during translated code execution first */
1017 target_ulong gpr[32]; /* general purpose registers */
1018 target_ulong gprh[32]; /* storage for GPR MSB, used by the SPE extension */
3fc6c082 1019 target_ulong lr;
3fc6c082 1020 target_ulong ctr;
ad5db2e7 1021 uint32_t crf[8]; /* condition register */
697ab892 1022#if defined(TARGET_PPC64)
697ab892
DG		 1023 target_ulong cfar;
1024#endif
ad5db2e7 1025 target_ulong xer; /* XER (with SO, OV, CA split out) */
da91a00f
RH		 1026 target_ulong so;
1027 target_ulong ov;
1028 target_ulong ca;
dd09c361
ND		 1029 target_ulong ov32;
1030 target_ulong ca32;
3fc6c082 1031
ad5db2e7
BZ		 1032 target_ulong reserve_addr; /* Reservation address */
1033 target_ulong reserve_val; /* Reservation value */
1034 target_ulong reserve_val2;
3fc6c082 1035
ad5db2e7
BZ		 1036 /* These are used in supervisor mode only */
1037 target_ulong msr; /* machine state register */
1038 target_ulong tgpr[4]; /* temporary general purpose registers, */
1039 /* used to speed-up TLB assist handlers */
a316d335 1040
ad5db2e7
BZ		 1041 target_ulong nip; /* next instruction pointer */
1042 uint64_t retxh; /* high part of 128-bit helper return */
94bf2658 1043
c647e3fe
DG		 1044 /* when a memory exception occurs, the access type is stored here */
1045 int access_type;
a541f297 1046
f2e63a42 1047#if !defined(CONFIG_USER_ONLY)
ad5db2e7 1048 /* MMU context, only relevant for full system emulation */
f2e63a42 1049#if defined(TARGET_PPC64)
ad5db2e7 1050 ppc_slb_t slb[MAX_SLB_ENTRIES]; /* PowerPC 64 SLB area */
f2e63a42 1051#endif
ad5db2e7
BZ		 1052 target_ulong sr[32]; /* segment registers */
1053 uint32_t nb_BATs; /* number of BATs */
3fc6c082
FB		 1054 target_ulong DBAT[2][8];
1055 target_ulong IBAT[2][8];
01662f3e 1056 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
ad5db2e7 1057 int32_t nb_tlb; /* Total number of TLB */
f2e63a42 1058 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
ad5db2e7
BZ		 1059 int nb_ways; /* Number of ways in the TLB set */
1060 int last_way; /* Last used way used to allocate TLB in a LRU way */
f2e63a42 1061 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
ad5db2e7
BZ		 1062 int nb_pids; /* Number of available PID registers */
1063 int tlb_type; /* Type of TLB we're dealing with */
1064 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
1065 target_ulong pb[4]; /* 403 dedicated access protection registers */
1066 bool tlb_dirty; /* Set to non-zero when modifying TLB */
1067 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
c5a8d8f3 1068 uint32_t tlb_need_flush; /* Delayed flush needed */
a8a6d53e 1069#define TLB_NEED_LOCAL_FLUSH 0x1
d76ab5e1 1070#define TLB_NEED_GLOBAL_FLUSH 0x2
f2e63a42 1071#endif
9fddaa0c 1072
3fc6c082 1073 /* Other registers */
ad5db2e7 1074 target_ulong spr[1024]; /* special purpose registers */
c227f099 1075 ppc_spr_t spr_cb[1024];
ad5db2e7 1076 /* Vector status and control register, minus VSCR_SAT */
3fc6c082 1077 uint32_t vscr;
ef96e3ae
MCA		 1078 /* VSX registers (including FP and AVR) */
1079 ppc_vsr_t vsr[64] QEMU_ALIGNED(16);
ad5db2e7 1080 /* Non-zero if and only if VSCR_SAT should be set */
9b5b74da 1081 ppc_vsr_t vscr_sat QEMU_ALIGNED(16);
d9bce9d9 1082 /* SPE registers */
2231ef10 1083 uint64_t spe_acc;
d9bce9d9 1084 uint32_t spe_fscr;
ad5db2e7 1085 /* SPE and Altivec share status as they'll never be used simultaneously */
fbd265b6 1086 float_status vec_status;
ad5db2e7
BZ		 1087 float_status fp_status; /* Floating point execution context */
1088 target_ulong fpscr; /* Floating point status and control register */
3fc6c082
FB		 1089
1090 /* Internal devices resources */
ad5db2e7
BZ		 1091 ppc_tb_t *tb_env; /* Time base and decrementer */
1092 ppc_dcr_t *dcr_env; /* Device control registers */
3fc6c082 1093
d63001d1
JM		 1094 int dcache_line_size;
1095 int icache_line_size;
1096
ad5db2e7 1097 /* These resources are used during exception processing */
3fc6c082 1098 /* CPU model definition */
a750fc0b 1099 target_ulong msr_mask;
c227f099
AL		 1100 powerpc_mmu_t mmu_model;
1101 powerpc_excp_t excp_model;
1102 powerpc_input_t bus_model;
237c0af0 1103 int bfd_mach;
3fc6c082 1104 uint32_t flags;
c29b735c 1105 uint64_t insns_flags;
a5858d7a 1106 uint64_t insns_flags2;
3fc6c082 1107
3fc6c082 1108 int error_code;
47103572 1109 uint32_t pending_interrupts;
e9df014c 1110#if !defined(CONFIG_USER_ONLY)
c647e3fe 1111 /*
ad5db2e7
BZ		 1112 * This is the IRQ controller, which is implementation dependent and only
1113 * relevant when emulating a complete machine. Note that this isn't used
1114 * by recent Book3s compatible CPUs (POWER7 and newer).
e9df014c
JM		 1115 */
1116 uint32_t irq_input_state;
1117 void **irq_inputs;
ad5db2e7
BZ		 1118
1119 target_ulong excp_vectors[POWERPC_EXCP_NB]; /* Exception vectors */
e1833e1f
JM		 1120 target_ulong excp_prefix;
1121 target_ulong ivor_mask;
1122 target_ulong ivpr_mask;
d63001d1 1123 target_ulong hreset_vector;
68c2dd70 1124 hwaddr mpic_iack;
ad5db2e7
BZ		 1125 bool mpic_proxy; /* true if the external proxy facility mode is enabled */
1126 bool has_hv_mode; /* set when the processor has an HV mode, thus HV priv */
1127 /* instructions and SPRs are diallowed if MSR:HV is 0 */
21c0d66a 1128 /*
ad5db2e7
BZ		 1129 * On P7/P8/P9, set when in PM state so we need to handle resume in a
1130 * special way (such as routing some resume causes to 0x100, i.e. sreset).
7778a575 1131 */
1e7fd61d 1132 bool resume_as_sreset;
e9df014c 1133#endif
3fc6c082 1134
26c55599
RH		 1135 /* These resources are used only in TCG */
1136 uint32_t hflags;
f7a7b652 1137 target_ulong hflags_compat_nmsr; /* for migration compatibility */
3fc6c082 1138
9fddaa0c 1139 /* Power management */
cd346349 1140 int (*check_pow)(CPUPPCState *env);
a541f297 1141
2c50e26e 1142#if !defined(CONFIG_USER_ONLY)
ad5db2e7 1143 void *load_info; /* holds boot loading state */
2c50e26e 1144#endif
ddd1055b
FC		 1145
1146 /* booke timers */
1147
c647e3fe 1148 /*
ad5db2e7
BZ		 1149 * Specifies bit locations of the Time Base used to signal a fixed timer
1150 * exception on a transition from 0 to 1 (watchdog or fixed-interval timer)
ddd1055b 1151 *
ad5db2e7 1152 * 0 selects the least significant bit, 63 selects the most significant bit
ddd1055b
FC		 1153 */
1154 uint8_t fit_period[4];
1155 uint8_t wdt_period[4];
80b3f79b
AK		 1156
1157 /* Transactional memory state */
1158 target_ulong tm_gpr[32];
1159 ppc_avr_t tm_vsr[64];
1160 uint64_t tm_cr;
1161 uint64_t tm_lr;
1162 uint64_t tm_ctr;
1163 uint64_t tm_fpscr;
1164 uint64_t tm_amr;
1165 uint64_t tm_ppr;
1166 uint64_t tm_vrsave;
1167 uint32_t tm_vscr;
1168 uint64_t tm_dscr;
1169 uint64_t tm_tar;
3fc6c082 1170};
79aceca5 1171
ddd1055b
FC		 1172#define SET_FIT_PERIOD(a_, b_, c_, d_) \
1173do { \
1174 env->fit_period[0] = (a_); \
1175 env->fit_period[1] = (b_); \
1176 env->fit_period[2] = (c_); \
1177 env->fit_period[3] = (d_); \
1178 } while (0)
1179
1180#define SET_WDT_PERIOD(a_, b_, c_, d_) \
1181do { \
1182 env->wdt_period[0] = (a_); \
1183 env->wdt_period[1] = (b_); \
1184 env->wdt_period[2] = (c_); \
1185 env->wdt_period[3] = (d_); \
1186 } while (0)
1187
1d1be34d
DG		 1188typedef struct PPCVirtualHypervisor PPCVirtualHypervisor;
1189typedef struct PPCVirtualHypervisorClass PPCVirtualHypervisorClass;
0d8d6a24 1190
2d34fe39
PB		 1191/**
1192 * PowerPCCPU:
1193 * @env: #CPUPPCState
81210c20 1194 * @vcpu_id: vCPU identifier given to KVM
d6e166c0 1195 * @compat_pvr: Current logical PVR, zero if in "raw" mode
2d34fe39
PB		 1196 *
1197 * A PowerPC CPU.
1198 */
1199struct PowerPCCPU {
1200 /*< private >*/
1201 CPUState parent_obj;
1202 /*< public >*/
1203
5b146dc7 1204 CPUNegativeOffsetState neg;
2d34fe39 1205 CPUPPCState env;
5b146dc7 1206
81210c20 1207 int vcpu_id;
d6e166c0 1208 uint32_t compat_pvr;
1d1be34d 1209 PPCVirtualHypervisor *vhyp;
7388efaf 1210 void *machine_data;
15f8b142 1211 int32_t node_id; /* NUMA node this CPU belongs to */
b07c59f7 1212 PPCHash64Options *hash64_opts;
16a2497b 1213
28876bf2
AB		 1214 /* Those resources are used only during code translation */
1215 /* opcode handlers */
1216 opc_handler_t *opcodes[PPC_CPU_OPCODES_LEN];
1217
146c11f1
DG		 1218 /* Fields related to migration compatibility hacks */
1219 bool pre_2_8_migration;
16a2497b
DG		 1220 target_ulong mig_msr_mask;
1221 uint64_t mig_insns_flags;
1222 uint64_t mig_insns_flags2;
1223 uint32_t mig_nb_BATs;
d5fc133e 1224 bool pre_2_10_migration;
d8c0c7af 1225 bool pre_3_0_migration;
67d7d66f 1226 int32_t mig_slb_nr;
2d34fe39
PB		 1227};
1228
2d34fe39
PB		 1229
1230PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr);
1231PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr);
e9edd931 1232PowerPCCPUClass *ppc_cpu_get_family_class(PowerPCCPUClass *pcc);
2d34fe39 1233
e89aac1a 1234#ifndef CONFIG_USER_ONLY
1d1be34d
DG		 1235struct PPCVirtualHypervisorClass {
1236 InterfaceClass parent;
1237 void (*hypercall)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
e57ca75c
DG		 1238 hwaddr (*hpt_mask)(PPCVirtualHypervisor *vhyp);
1239 const ppc_hash_pte64_t *(*map_hptes)(PPCVirtualHypervisor *vhyp,
1240 hwaddr ptex, int n);
1241 void (*unmap_hptes)(PPCVirtualHypervisor *vhyp,
1242 const ppc_hash_pte64_t *hptes,
1243 hwaddr ptex, int n);
a2dd4e83
BH		 1244 void (*hpte_set_c)(PPCVirtualHypervisor *vhyp, hwaddr ptex, uint64_t pte1);
1245 void (*hpte_set_r)(PPCVirtualHypervisor *vhyp, hwaddr ptex, uint64_t pte1);
79825f4d 1246 void (*get_pate)(PPCVirtualHypervisor *vhyp, ppc_v3_pate_t *entry);
1ec26c75 1247 target_ulong (*encode_hpt_for_kvm_pr)(PPCVirtualHypervisor *vhyp);
03ef074c
NP		 1248 void (*cpu_exec_enter)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
1249 void (*cpu_exec_exit)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
1d1be34d
DG		 1250};
1251
1252#define TYPE_PPC_VIRTUAL_HYPERVISOR "ppc-virtual-hypervisor"
8110fa1d
EH		 1253DECLARE_OBJ_CHECKERS(PPCVirtualHypervisor, PPCVirtualHypervisorClass,
1254 PPC_VIRTUAL_HYPERVISOR, TYPE_PPC_VIRTUAL_HYPERVISOR)
e89aac1a 1255#endif /* CONFIG_USER_ONLY */
1d1be34d 1256
90c84c56 1257void ppc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
2d34fe39 1258hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
a010bdbe
AB		 1259int ppc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
1260int ppc_cpu_gdb_read_register_apple(CPUState *cpu, GByteArray *buf, int reg);
2d34fe39
PB		 1261int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
1262int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
707c7c2e
FR		 1263#ifndef CONFIG_USER_ONLY
1264void ppc_gdb_gen_spr_xml(PowerPCCPU *cpu);
1265const char *ppc_gdb_get_dynamic_xml(CPUState *cs, const char *xml_name);
1266#endif
2d34fe39
PB		 1267int ppc64_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cs,
1268 int cpuid, void *opaque);
356bb70e
MN		 1269int ppc32_cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cs,
1270 int cpuid, void *opaque);
2d34fe39 1271#ifndef CONFIG_USER_ONLY
f725245c
PMD		 1272void ppc_cpu_do_interrupt(CPUState *cpu);
1273bool ppc_cpu_exec_interrupt(CPUState *cpu, int int_req);
b5b7f391 1274void ppc_cpu_do_system_reset(CPUState *cs);
ad77c6ca 1275void ppc_cpu_do_fwnmi_machine_check(CPUState *cs, target_ulong vector);
8a9358cc 1276extern const VMStateDescription vmstate_ppc_cpu;
2d34fe39 1277#endif
1d0cb67d 1278
3fc6c082 1279/*****************************************************************************/
2e70f6ef 1280void ppc_translate_init(void);
351bc97e
RH		 1281bool ppc_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
1282 MMUAccessType access_type, int mmu_idx,
1283 bool probe, uintptr_t retaddr);
a541f297 1284
76a66253 1285#if !defined(CONFIG_USER_ONLY)
c647e3fe 1286void ppc_store_sdr1(CPUPPCState *env, target_ulong value);
12de9a39 1287#endif /* !defined(CONFIG_USER_ONLY) */
c647e3fe 1288void ppc_store_msr(CPUPPCState *env, target_ulong value);
45998ffc 1289void ppc_store_lpcr(PowerPCCPU *cpu, target_ulong val);
3fc6c082 1290
0442428a 1291void ppc_cpu_list(void);
aaed909a 1292
9fddaa0c
FB		 1293/* Time-base and decrementer management */
1294#ifndef NO_CPU_IO_DEFS
c647e3fe
DG		 1295uint64_t cpu_ppc_load_tbl(CPUPPCState *env);
1296uint32_t cpu_ppc_load_tbu(CPUPPCState *env);
1297void cpu_ppc_store_tbu(CPUPPCState *env, uint32_t value);
1298void cpu_ppc_store_tbl(CPUPPCState *env, uint32_t value);
1299uint64_t cpu_ppc_load_atbl(CPUPPCState *env);
1300uint32_t cpu_ppc_load_atbu(CPUPPCState *env);
1301void cpu_ppc_store_atbl(CPUPPCState *env, uint32_t value);
1302void cpu_ppc_store_atbu(CPUPPCState *env, uint32_t value);
5d62725b
SJS		 1303uint64_t cpu_ppc_load_vtb(CPUPPCState *env);
1304void cpu_ppc_store_vtb(CPUPPCState *env, uint64_t value);
e81a982a 1305bool ppc_decr_clear_on_delivery(CPUPPCState *env);
a8dafa52
SJS		 1306target_ulong cpu_ppc_load_decr(CPUPPCState *env);
1307void cpu_ppc_store_decr(CPUPPCState *env, target_ulong value);
1308target_ulong cpu_ppc_load_hdecr(CPUPPCState *env);
1309void cpu_ppc_store_hdecr(CPUPPCState *env, target_ulong value);
f0ec31b1 1310void cpu_ppc_store_tbu40(CPUPPCState *env, uint64_t value);
c647e3fe 1311uint64_t cpu_ppc_load_purr(CPUPPCState *env);
5cc7e69f 1312void cpu_ppc_store_purr(CPUPPCState *env, uint64_t value);
c647e3fe
DG		 1313uint32_t cpu_ppc601_load_rtcl(CPUPPCState *env);
1314uint32_t cpu_ppc601_load_rtcu(CPUPPCState *env);
d9bce9d9 1315#if !defined(CONFIG_USER_ONLY)
c647e3fe
DG		 1316void cpu_ppc601_store_rtcl(CPUPPCState *env, uint32_t value);
1317void cpu_ppc601_store_rtcu(CPUPPCState *env, uint32_t value);
1318target_ulong load_40x_pit(CPUPPCState *env);
1319void store_40x_pit(CPUPPCState *env, target_ulong val);
1320void store_40x_dbcr0(CPUPPCState *env, uint32_t val);
1321void store_40x_sler(CPUPPCState *env, uint32_t val);
1322void store_booke_tcr(CPUPPCState *env, target_ulong val);
1323void store_booke_tsr(CPUPPCState *env, target_ulong val);
1324void ppc_tlb_invalidate_all(CPUPPCState *env);
1325void ppc_tlb_invalidate_one(CPUPPCState *env, target_ulong addr);
da20aed1 1326void cpu_ppc_set_vhyp(PowerPCCPU *cpu, PPCVirtualHypervisor *vhyp);
5118ebe8
LMC		 1327int ppcmas_tlb_check(CPUPPCState *env, ppcmas_tlb_t *tlb,
1328 hwaddr *raddrp, target_ulong address,
1329 uint32_t pid);
1330int ppcemb_tlb_check(CPUPPCState *env, ppcemb_tlb_t *tlb,
1331 hwaddr *raddrp,
1332 target_ulong address, uint32_t pid, int ext,
1333 int i);
1334hwaddr booke206_tlb_to_page_size(CPUPPCState *env,
1335 ppcmas_tlb_t *tlb);
d9bce9d9 1336#endif
9fddaa0c 1337#endif
79aceca5 1338
fe43ba97 1339void ppc_store_fpscr(CPUPPCState *env, target_ulong val);
493028d8
CLG		 1340void helper_hfscr_facility_check(CPUPPCState *env, uint32_t bit,
1341 const char *caller, uint32_t cause);
d6478bc7 1342
636aa200 1343static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
6b542af7
JM		 1344{
1345 uint64_t gprv;
1346
1347 gprv = env->gpr[gprn];
6b542af7 1348 if (env->flags & POWERPC_FLAG_SPE) {
c647e3fe
DG		 1349 /*
1350 * If the CPU implements the SPE extension, we have to get the
6b542af7
JM		 1351 * high bits of the GPR from the gprh storage area
1352 */
1353 gprv &= 0xFFFFFFFFULL;
1354 gprv |= (uint64_t)env->gprh[gprn] << 32;
1355 }
6b542af7
JM		 1356
1357 return gprv;
1358}
1359
2e719ba3 1360/* Device control registers */
c647e3fe
DG		 1361int ppc_dcr_read(ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1362int ppc_dcr_write(ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
2e719ba3 1363
c9137065
IM		 1364#define POWERPC_CPU_TYPE_SUFFIX "-" TYPE_POWERPC_CPU
1365#define POWERPC_CPU_TYPE_NAME(model) model POWERPC_CPU_TYPE_SUFFIX
0dacec87 1366#define CPU_RESOLVING_TYPE TYPE_POWERPC_CPU
c9137065 1367
c732abe2 1368#define cpu_list ppc_cpu_list
9467d44c 1369
6ebbf390 1370/* MMU modes definitions */
6ebbf390 1371#define MMU_USER_IDX 0
c647e3fe 1372static inline int cpu_mmu_index(CPUPPCState *env, bool ifetch)
6ebbf390 1373{
d764184d
RH		 1374#ifdef CONFIG_USER_ONLY
1375 return MMU_USER_IDX;
1376#else
1377 return (env->hflags >> (ifetch ? HFLAGS_IMMU_IDX : HFLAGS_DMMU_IDX)) & 7;
1378#endif
6ebbf390
JM		 1379}
1380
9d6f1065
DG		 1381/* Compatibility modes */
1382#if defined(TARGET_PPC64)
9d2179d6
DG		 1383bool ppc_check_compat(PowerPCCPU *cpu, uint32_t compat_pvr,
1384 uint32_t min_compat_pvr, uint32_t max_compat_pvr);
ad99d04c
DG		 1385bool ppc_type_check_compat(const char *cputype, uint32_t compat_pvr,
1386 uint32_t min_compat_pvr, uint32_t max_compat_pvr);
1387
2c82e8df 1388int ppc_set_compat(PowerPCCPU *cpu, uint32_t compat_pvr, Error **errp);
ad99d04c 1389
f6f242c7 1390#if !defined(CONFIG_USER_ONLY)
2c82e8df 1391int ppc_set_compat_all(uint32_t compat_pvr, Error **errp);
f6f242c7 1392#endif
abbc1247 1393int ppc_compat_max_vthreads(PowerPCCPU *cpu);
7843c0d6 1394void ppc_compat_add_property(Object *obj, const char *name,
40c2281c 1395 uint32_t *compat_pvr, const char *basedesc);
9d6f1065
DG		 1396#endif /* defined(TARGET_PPC64) */
1397
4f7c64b3 1398typedef CPUPPCState CPUArchState;
2161a612 1399typedef PowerPCCPU ArchCPU;
4f7c64b3 1400
022c62cb 1401#include "exec/cpu-all.h"
79aceca5 1402
3fc6c082 1403/*****************************************************************************/
e1571908 1404/* CRF definitions */
efa73196
ND		 1405#define CRF_LT_BIT 3
1406#define CRF_GT_BIT 2
1407#define CRF_EQ_BIT 1
1408#define CRF_SO_BIT 0
1409#define CRF_LT (1 << CRF_LT_BIT)
1410#define CRF_GT (1 << CRF_GT_BIT)
1411#define CRF_EQ (1 << CRF_EQ_BIT)
1412#define CRF_SO (1 << CRF_SO_BIT)
1413/* For SPE extensions */
1414#define CRF_CH (1 << CRF_LT_BIT)
1415#define CRF_CL (1 << CRF_GT_BIT)
1416#define CRF_CH_OR_CL (1 << CRF_EQ_BIT)
1417#define CRF_CH_AND_CL (1 << CRF_SO_BIT)
e1571908
AJ		 1418
1419/* XER definitions */
3d7b417e
AJ		 1420#define XER_SO 31
1421#define XER_OV 30
1422#define XER_CA 29
dd09c361
ND		 1423#define XER_OV32 19
1424#define XER_CA32 18
3d7b417e
AJ		 1425#define XER_CMP 8
1426#define XER_BC 0
da91a00f
RH		 1427#define xer_so (env->so)
1428#define xer_ov (env->ov)
1429#define xer_ca (env->ca)
dd09c361
ND		 1430#define xer_ov32 (env->ov)
1431#define xer_ca32 (env->ca)
3d7b417e
AJ		 1432#define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1433#define xer_bc ((env->xer >> XER_BC) & 0x7F)
79aceca5 1434
3fc6c082 1435/* SPR definitions */
80d11f44
JM		 1436#define SPR_MQ (0x000)
1437#define SPR_XER (0x001)
1438#define SPR_601_VRTCU (0x004)
1439#define SPR_601_VRTCL (0x005)
1440#define SPR_601_UDECR (0x006)
1441#define SPR_LR (0x008)
1442#define SPR_CTR (0x009)
f244115c 1443#define SPR_UAMR (0x00D)
697ab892 1444#define SPR_DSCR (0x011)
80d11f44
JM		 1445#define SPR_DSISR (0x012)
1446#define SPR_DAR (0x013) /* DAE for PowerPC 601 */
1447#define SPR_601_RTCU (0x014)
1448#define SPR_601_RTCL (0x015)
1449#define SPR_DECR (0x016)
1450#define SPR_SDR1 (0x019)
1451#define SPR_SRR0 (0x01A)
1452#define SPR_SRR1 (0x01B)
697ab892 1453#define SPR_CFAR (0x01C)
80d11f44 1454#define SPR_AMR (0x01D)
9c1cf38d 1455#define SPR_ACOP (0x01F)
80d11f44 1456#define SPR_BOOKE_PID (0x030)
9c1cf38d 1457#define SPR_BOOKS_PID (0x030)
80d11f44
JM		 1458#define SPR_BOOKE_DECAR (0x036)
1459#define SPR_BOOKE_CSRR0 (0x03A)
1460#define SPR_BOOKE_CSRR1 (0x03B)
1461#define SPR_BOOKE_DEAR (0x03D)
a6eabb9e 1462#define SPR_IAMR (0x03D)
80d11f44
JM		 1463#define SPR_BOOKE_ESR (0x03E)
1464#define SPR_BOOKE_IVPR (0x03F)
1465#define SPR_MPC_EIE (0x050)
1466#define SPR_MPC_EID (0x051)
1467#define SPR_MPC_NRI (0x052)
cdcdda27
AK		 1468#define SPR_TFHAR (0x080)
1469#define SPR_TFIAR (0x081)
1470#define SPR_TEXASR (0x082)
1471#define SPR_TEXASRU (0x083)
0bfe9299 1472#define SPR_UCTRL (0x088)
650f3287 1473#define SPR_TIDR (0x090)
80d11f44
JM		 1474#define SPR_MPC_CMPA (0x090)
1475#define SPR_MPC_CMPB (0x091)
1476#define SPR_MPC_CMPC (0x092)
1477#define SPR_MPC_CMPD (0x093)
1478#define SPR_MPC_ECR (0x094)
1479#define SPR_MPC_DER (0x095)
1480#define SPR_MPC_COUNTA (0x096)
1481#define SPR_MPC_COUNTB (0x097)
0bfe9299 1482#define SPR_CTRL (0x098)
80d11f44
JM		 1483#define SPR_MPC_CMPE (0x098)
1484#define SPR_MPC_CMPF (0x099)
7019cb3d 1485#define SPR_FSCR (0x099)
80d11f44
JM		 1486#define SPR_MPC_CMPG (0x09A)
1487#define SPR_MPC_CMPH (0x09B)
1488#define SPR_MPC_LCTRL1 (0x09C)
1489#define SPR_MPC_LCTRL2 (0x09D)
f80872e2 1490#define SPR_UAMOR (0x09D)
80d11f44
JM		 1491#define SPR_MPC_ICTRL (0x09E)
1492#define SPR_MPC_BAR (0x09F)
d6f1445f 1493#define SPR_PSPB (0x09F)
cfc61ba6 1494#define SPR_DPDES (0x0B0)
a7913d5e 1495#define SPR_DAWR0 (0x0B4)
1488270e 1496#define SPR_RPR (0x0BA)
eb5ceb4d 1497#define SPR_CIABR (0x0BB)
a7913d5e 1498#define SPR_DAWRX0 (0x0BC)
1488270e 1499#define SPR_HFSCR (0x0BE)
80d11f44
JM		 1500#define SPR_VRSAVE (0x100)
1501#define SPR_USPRG0 (0x100)
1502#define SPR_USPRG1 (0x101)
1503#define SPR_USPRG2 (0x102)
1504#define SPR_USPRG3 (0x103)
1505#define SPR_USPRG4 (0x104)
1506#define SPR_USPRG5 (0x105)
1507#define SPR_USPRG6 (0x106)
1508#define SPR_USPRG7 (0x107)
1509#define SPR_VTBL (0x10C)
1510#define SPR_VTBU (0x10D)
1511#define SPR_SPRG0 (0x110)
1512#define SPR_SPRG1 (0x111)
1513#define SPR_SPRG2 (0x112)
1514#define SPR_SPRG3 (0x113)
1515#define SPR_SPRG4 (0x114)
1516#define SPR_SCOMC (0x114)
1517#define SPR_SPRG5 (0x115)
1518#define SPR_SCOMD (0x115)
1519#define SPR_SPRG6 (0x116)
1520#define SPR_SPRG7 (0x117)
1521#define SPR_ASR (0x118)
1522#define SPR_EAR (0x11A)
1523#define SPR_TBL (0x11C)
1524#define SPR_TBU (0x11D)
1525#define SPR_TBU40 (0x11E)
1526#define SPR_SVR (0x11E)
1527#define SPR_BOOKE_PIR (0x11E)
1528#define SPR_PVR (0x11F)
1529#define SPR_HSPRG0 (0x130)
1530#define SPR_BOOKE_DBSR (0x130)
1531#define SPR_HSPRG1 (0x131)
1532#define SPR_HDSISR (0x132)
1533#define SPR_HDAR (0x133)
90dc8812 1534#define SPR_BOOKE_EPCR (0x133)
9d52e907 1535#define SPR_SPURR (0x134)
80d11f44
JM		 1536#define SPR_BOOKE_DBCR0 (0x134)
1537#define SPR_IBCR (0x135)
1538#define SPR_PURR (0x135)
1539#define SPR_BOOKE_DBCR1 (0x135)
1540#define SPR_DBCR (0x136)
1541#define SPR_HDEC (0x136)
1542#define SPR_BOOKE_DBCR2 (0x136)
1543#define SPR_HIOR (0x137)
1544#define SPR_MBAR (0x137)
1545#define SPR_RMOR (0x138)
1546#define SPR_BOOKE_IAC1 (0x138)
1547#define SPR_HRMOR (0x139)
1548#define SPR_BOOKE_IAC2 (0x139)
1549#define SPR_HSRR0 (0x13A)
1550#define SPR_BOOKE_IAC3 (0x13A)
1551#define SPR_HSRR1 (0x13B)
1552#define SPR_BOOKE_IAC4 (0x13B)
80d11f44 1553#define SPR_BOOKE_DAC1 (0x13C)
1488270e 1554#define SPR_MMCRH (0x13C)
80d11f44
JM		 1555#define SPR_DABR2 (0x13D)
1556#define SPR_BOOKE_DAC2 (0x13D)
1488270e 1557#define SPR_TFMR (0x13D)
80d11f44 1558#define SPR_BOOKE_DVC1 (0x13E)
6475c9f0 1559#define SPR_LPCR (0x13E)
80d11f44 1560#define SPR_BOOKE_DVC2 (0x13F)
1488270e 1561#define SPR_LPIDR (0x13F)
80d11f44 1562#define SPR_BOOKE_TSR (0x150)
1488270e
BH		 1563#define SPR_HMER (0x150)
1564#define SPR_HMEER (0x151)
6d9412ea 1565#define SPR_PCR (0x152)
1488270e 1566#define SPR_BOOKE_LPIDR (0x152)
80d11f44 1567#define SPR_BOOKE_TCR (0x154)
a1ef618a
AG		 1568#define SPR_BOOKE_TLB0PS (0x158)
1569#define SPR_BOOKE_TLB1PS (0x159)
1570#define SPR_BOOKE_TLB2PS (0x15A)
1571#define SPR_BOOKE_TLB3PS (0x15B)
1488270e 1572#define SPR_AMOR (0x15D)
84755ed5 1573#define SPR_BOOKE_MAS7_MAS3 (0x174)
80d11f44
JM		 1574#define SPR_BOOKE_IVOR0 (0x190)
1575#define SPR_BOOKE_IVOR1 (0x191)
1576#define SPR_BOOKE_IVOR2 (0x192)
1577#define SPR_BOOKE_IVOR3 (0x193)
1578#define SPR_BOOKE_IVOR4 (0x194)
1579#define SPR_BOOKE_IVOR5 (0x195)
1580#define SPR_BOOKE_IVOR6 (0x196)
1581#define SPR_BOOKE_IVOR7 (0x197)
1582#define SPR_BOOKE_IVOR8 (0x198)
1583#define SPR_BOOKE_IVOR9 (0x199)
1584#define SPR_BOOKE_IVOR10 (0x19A)
1585#define SPR_BOOKE_IVOR11 (0x19B)
1586#define SPR_BOOKE_IVOR12 (0x19C)
1587#define SPR_BOOKE_IVOR13 (0x19D)
1588#define SPR_BOOKE_IVOR14 (0x19E)
1589#define SPR_BOOKE_IVOR15 (0x19F)
e9205258
AG		 1590#define SPR_BOOKE_IVOR38 (0x1B0)
1591#define SPR_BOOKE_IVOR39 (0x1B1)
1592#define SPR_BOOKE_IVOR40 (0x1B2)
1593#define SPR_BOOKE_IVOR41 (0x1B3)
1594#define SPR_BOOKE_IVOR42 (0x1B4)
45eb5611
AG		 1595#define SPR_BOOKE_GIVOR2 (0x1B8)
1596#define SPR_BOOKE_GIVOR3 (0x1B9)
1597#define SPR_BOOKE_GIVOR4 (0x1BA)
1598#define SPR_BOOKE_GIVOR8 (0x1BB)
1599#define SPR_BOOKE_GIVOR13 (0x1BC)
1600#define SPR_BOOKE_GIVOR14 (0x1BD)
d1a721ab 1601#define SPR_TIR (0x1BE)
4a7518e0 1602#define SPR_PTCR (0x1D0)
80d11f44
JM		 1603#define SPR_BOOKE_SPEFSCR (0x200)
1604#define SPR_Exxx_BBEAR (0x201)
1605#define SPR_Exxx_BBTAR (0x202)
1606#define SPR_Exxx_L1CFG0 (0x203)
d2ea2bf7 1607#define SPR_Exxx_L1CFG1 (0x204)
80d11f44
JM		 1608#define SPR_Exxx_NPIDR (0x205)
1609#define SPR_ATBL (0x20E)
1610#define SPR_ATBU (0x20F)
1611#define SPR_IBAT0U (0x210)
1612#define SPR_BOOKE_IVOR32 (0x210)
1613#define SPR_RCPU_MI_GRA (0x210)
1614#define SPR_IBAT0L (0x211)
1615#define SPR_BOOKE_IVOR33 (0x211)
1616#define SPR_IBAT1U (0x212)
1617#define SPR_BOOKE_IVOR34 (0x212)
1618#define SPR_IBAT1L (0x213)
1619#define SPR_BOOKE_IVOR35 (0x213)
1620#define SPR_IBAT2U (0x214)
1621#define SPR_BOOKE_IVOR36 (0x214)
1622#define SPR_IBAT2L (0x215)
1623#define SPR_BOOKE_IVOR37 (0x215)
1624#define SPR_IBAT3U (0x216)
1625#define SPR_IBAT3L (0x217)
1626#define SPR_DBAT0U (0x218)
1627#define SPR_RCPU_L2U_GRA (0x218)
1628#define SPR_DBAT0L (0x219)
1629#define SPR_DBAT1U (0x21A)
1630#define SPR_DBAT1L (0x21B)
1631#define SPR_DBAT2U (0x21C)
1632#define SPR_DBAT2L (0x21D)
1633#define SPR_DBAT3U (0x21E)
1634#define SPR_DBAT3L (0x21F)
1635#define SPR_IBAT4U (0x230)
1636#define SPR_RPCU_BBCMCR (0x230)
1637#define SPR_MPC_IC_CST (0x230)
1638#define SPR_Exxx_CTXCR (0x230)
1639#define SPR_IBAT4L (0x231)
1640#define SPR_MPC_IC_ADR (0x231)
1641#define SPR_Exxx_DBCR3 (0x231)
1642#define SPR_IBAT5U (0x232)
1643#define SPR_MPC_IC_DAT (0x232)
1644#define SPR_Exxx_DBCNT (0x232)
1645#define SPR_IBAT5L (0x233)
1646#define SPR_IBAT6U (0x234)
1647#define SPR_IBAT6L (0x235)
1648#define SPR_IBAT7U (0x236)
1649#define SPR_IBAT7L (0x237)
1650#define SPR_DBAT4U (0x238)
1651#define SPR_RCPU_L2U_MCR (0x238)
1652#define SPR_MPC_DC_CST (0x238)
1653#define SPR_Exxx_ALTCTXCR (0x238)
1654#define SPR_DBAT4L (0x239)
1655#define SPR_MPC_DC_ADR (0x239)
1656#define SPR_DBAT5U (0x23A)
1657#define SPR_BOOKE_MCSRR0 (0x23A)
1658#define SPR_MPC_DC_DAT (0x23A)
1659#define SPR_DBAT5L (0x23B)
1660#define SPR_BOOKE_MCSRR1 (0x23B)
1661#define SPR_DBAT6U (0x23C)
1662#define SPR_BOOKE_MCSR (0x23C)
1663#define SPR_DBAT6L (0x23D)
1664#define SPR_Exxx_MCAR (0x23D)
1665#define SPR_DBAT7U (0x23E)
1666#define SPR_BOOKE_DSRR0 (0x23E)
1667#define SPR_DBAT7L (0x23F)
1668#define SPR_BOOKE_DSRR1 (0x23F)
1669#define SPR_BOOKE_SPRG8 (0x25C)
1670#define SPR_BOOKE_SPRG9 (0x25D)
1671#define SPR_BOOKE_MAS0 (0x270)
1672#define SPR_BOOKE_MAS1 (0x271)
1673#define SPR_BOOKE_MAS2 (0x272)
1674#define SPR_BOOKE_MAS3 (0x273)
1675#define SPR_BOOKE_MAS4 (0x274)
1676#define SPR_BOOKE_MAS5 (0x275)
1677#define SPR_BOOKE_MAS6 (0x276)
1678#define SPR_BOOKE_PID1 (0x279)
1679#define SPR_BOOKE_PID2 (0x27A)
1680#define SPR_MPC_DPDR (0x280)
1681#define SPR_MPC_IMMR (0x288)
1682#define SPR_BOOKE_TLB0CFG (0x2B0)
1683#define SPR_BOOKE_TLB1CFG (0x2B1)
1684#define SPR_BOOKE_TLB2CFG (0x2B2)
1685#define SPR_BOOKE_TLB3CFG (0x2B3)
1686#define SPR_BOOKE_EPR (0x2BE)
1687#define SPR_PERF0 (0x300)
1688#define SPR_RCPU_MI_RBA0 (0x300)
1689#define SPR_MPC_MI_CTR (0x300)
14646457 1690#define SPR_POWER_USIER (0x300)
80d11f44
JM		 1691#define SPR_PERF1 (0x301)
1692#define SPR_RCPU_MI_RBA1 (0x301)
70c53407 1693#define SPR_POWER_UMMCR2 (0x301)
80d11f44
JM		 1694#define SPR_PERF2 (0x302)
1695#define SPR_RCPU_MI_RBA2 (0x302)
1696#define SPR_MPC_MI_AP (0x302)
75b9c321 1697#define SPR_POWER_UMMCRA (0x302)
80d11f44
JM		 1698#define SPR_PERF3 (0x303)
1699#define SPR_RCPU_MI_RBA3 (0x303)
1700#define SPR_MPC_MI_EPN (0x303)
fd51ff63 1701#define SPR_POWER_UPMC1 (0x303)
80d11f44 1702#define SPR_PERF4 (0x304)
fd51ff63 1703#define SPR_POWER_UPMC2 (0x304)
80d11f44
JM		 1704#define SPR_PERF5 (0x305)
1705#define SPR_MPC_MI_TWC (0x305)
fd51ff63 1706#define SPR_POWER_UPMC3 (0x305)
80d11f44
JM		 1707#define SPR_PERF6 (0x306)
1708#define SPR_MPC_MI_RPN (0x306)
fd51ff63 1709#define SPR_POWER_UPMC4 (0x306)
80d11f44 1710#define SPR_PERF7 (0x307)
fd51ff63 1711#define SPR_POWER_UPMC5 (0x307)
80d11f44
JM		 1712#define SPR_PERF8 (0x308)
1713#define SPR_RCPU_L2U_RBA0 (0x308)
1714#define SPR_MPC_MD_CTR (0x308)
fd51ff63 1715#define SPR_POWER_UPMC6 (0x308)
80d11f44
JM		 1716#define SPR_PERF9 (0x309)
1717#define SPR_RCPU_L2U_RBA1 (0x309)
1718#define SPR_MPC_MD_CASID (0x309)
c36c97f8 1719#define SPR_970_UPMC7 (0X309)
80d11f44
JM		 1720#define SPR_PERFA (0x30A)
1721#define SPR_RCPU_L2U_RBA2 (0x30A)
1722#define SPR_MPC_MD_AP (0x30A)
c36c97f8 1723#define SPR_970_UPMC8 (0X30A)
80d11f44
JM		 1724#define SPR_PERFB (0x30B)
1725#define SPR_RCPU_L2U_RBA3 (0x30B)
1726#define SPR_MPC_MD_EPN (0x30B)
fd51ff63 1727#define SPR_POWER_UMMCR0 (0X30B)
80d11f44
JM		 1728#define SPR_PERFC (0x30C)
1729#define SPR_MPC_MD_TWB (0x30C)
fd51ff63 1730#define SPR_POWER_USIAR (0X30C)
80d11f44
JM		 1731#define SPR_PERFD (0x30D)
1732#define SPR_MPC_MD_TWC (0x30D)
fd51ff63 1733#define SPR_POWER_USDAR (0X30D)
80d11f44
JM		 1734#define SPR_PERFE (0x30E)
1735#define SPR_MPC_MD_RPN (0x30E)
fd51ff63 1736#define SPR_POWER_UMMCR1 (0X30E)
80d11f44
JM		 1737#define SPR_PERFF (0x30F)
1738#define SPR_MPC_MD_TW (0x30F)
1739#define SPR_UPERF0 (0x310)
14646457 1740#define SPR_POWER_SIER (0x310)
80d11f44 1741#define SPR_UPERF1 (0x311)
70c53407 1742#define SPR_POWER_MMCR2 (0x311)
80d11f44 1743#define SPR_UPERF2 (0x312)
75b9c321 1744#define SPR_POWER_MMCRA (0X312)
80d11f44 1745#define SPR_UPERF3 (0x313)
fd51ff63 1746#define SPR_POWER_PMC1 (0X313)
80d11f44 1747#define SPR_UPERF4 (0x314)
fd51ff63 1748#define SPR_POWER_PMC2 (0X314)
80d11f44 1749#define SPR_UPERF5 (0x315)
fd51ff63 1750#define SPR_POWER_PMC3 (0X315)
80d11f44 1751#define SPR_UPERF6 (0x316)
fd51ff63 1752#define SPR_POWER_PMC4 (0X316)
80d11f44 1753#define SPR_UPERF7 (0x317)
fd51ff63 1754#define SPR_POWER_PMC5 (0X317)
80d11f44 1755#define SPR_UPERF8 (0x318)
fd51ff63 1756#define SPR_POWER_PMC6 (0X318)
80d11f44 1757#define SPR_UPERF9 (0x319)
c36c97f8 1758#define SPR_970_PMC7 (0X319)
80d11f44 1759#define SPR_UPERFA (0x31A)
c36c97f8 1760#define SPR_970_PMC8 (0X31A)
80d11f44 1761#define SPR_UPERFB (0x31B)
fd51ff63 1762#define SPR_POWER_MMCR0 (0X31B)
80d11f44 1763#define SPR_UPERFC (0x31C)
fd51ff63 1764#define SPR_POWER_SIAR (0X31C)
80d11f44 1765#define SPR_UPERFD (0x31D)
fd51ff63 1766#define SPR_POWER_SDAR (0X31D)
80d11f44 1767#define SPR_UPERFE (0x31E)
fd51ff63 1768#define SPR_POWER_MMCR1 (0X31E)
80d11f44
JM		 1769#define SPR_UPERFF (0x31F)
1770#define SPR_RCPU_MI_RA0 (0x320)
1771#define SPR_MPC_MI_DBCAM (0x320)
4ee4a03b 1772#define SPR_BESCRS (0x320)
80d11f44
JM		 1773#define SPR_RCPU_MI_RA1 (0x321)
1774#define SPR_MPC_MI_DBRAM0 (0x321)
4ee4a03b 1775#define SPR_BESCRSU (0x321)
80d11f44
JM		 1776#define SPR_RCPU_MI_RA2 (0x322)
1777#define SPR_MPC_MI_DBRAM1 (0x322)
4ee4a03b 1778#define SPR_BESCRR (0x322)
80d11f44 1779#define SPR_RCPU_MI_RA3 (0x323)
4ee4a03b
AK		 1780#define SPR_BESCRRU (0x323)
1781#define SPR_EBBHR (0x324)
1782#define SPR_EBBRR (0x325)
1783#define SPR_BESCR (0x326)
80d11f44
JM		 1784#define SPR_RCPU_L2U_RA0 (0x328)
1785#define SPR_MPC_MD_DBCAM (0x328)
1786#define SPR_RCPU_L2U_RA1 (0x329)
1787#define SPR_MPC_MD_DBRAM0 (0x329)
1788#define SPR_RCPU_L2U_RA2 (0x32A)
1789#define SPR_MPC_MD_DBRAM1 (0x32A)
1790#define SPR_RCPU_L2U_RA3 (0x32B)
60511041 1791#define SPR_TAR (0x32F)
32d0f0d8 1792#define SPR_ASDR (0x330)
21a558be 1793#define SPR_IC (0x350)
3ba55e39 1794#define SPR_VTB (0x351)
1488270e 1795#define SPR_MMCRC (0x353)
b8af5b2d 1796#define SPR_PSSCR (0x357)
80d11f44
JM		 1797#define SPR_440_INV0 (0x370)
1798#define SPR_440_INV1 (0x371)
1799#define SPR_440_INV2 (0x372)
1800#define SPR_440_INV3 (0x373)
1801#define SPR_440_ITV0 (0x374)
1802#define SPR_440_ITV1 (0x375)
1803#define SPR_440_ITV2 (0x376)
1804#define SPR_440_ITV3 (0x377)
1805#define SPR_440_CCR1 (0x378)
14646457
BH		 1806#define SPR_TACR (0x378)
1807#define SPR_TCSCR (0x379)
1808#define SPR_CSIGR (0x37a)
80d11f44 1809#define SPR_DCRIPR (0x37B)
14646457
BH		 1810#define SPR_POWER_SPMC1 (0x37C)
1811#define SPR_POWER_SPMC2 (0x37D)
70c53407 1812#define SPR_POWER_MMCRS (0x37E)
9c1cf38d 1813#define SPR_WORT (0x37F)
80d11f44 1814#define SPR_PPR (0x380)
bd928eba 1815#define SPR_750_GQR0 (0x390)
80d11f44 1816#define SPR_440_DNV0 (0x390)
bd928eba 1817#define SPR_750_GQR1 (0x391)
80d11f44 1818#define SPR_440_DNV1 (0x391)
bd928eba 1819#define SPR_750_GQR2 (0x392)
80d11f44 1820#define SPR_440_DNV2 (0x392)
bd928eba 1821#define SPR_750_GQR3 (0x393)
80d11f44 1822#define SPR_440_DNV3 (0x393)
bd928eba 1823#define SPR_750_GQR4 (0x394)
80d11f44 1824#define SPR_440_DTV0 (0x394)
bd928eba 1825#define SPR_750_GQR5 (0x395)
80d11f44 1826#define SPR_440_DTV1 (0x395)
bd928eba 1827#define SPR_750_GQR6 (0x396)
80d11f44 1828#define SPR_440_DTV2 (0x396)
bd928eba 1829#define SPR_750_GQR7 (0x397)
80d11f44 1830#define SPR_440_DTV3 (0x397)
bd928eba
JM		 1831#define SPR_750_THRM4 (0x398)
1832#define SPR_750CL_HID2 (0x398)
80d11f44 1833#define SPR_440_DVLIM (0x398)
bd928eba 1834#define SPR_750_WPAR (0x399)
80d11f44 1835#define SPR_440_IVLIM (0x399)
1488270e 1836#define SPR_TSCR (0x399)
bd928eba
JM		 1837#define SPR_750_DMAU (0x39A)
1838#define SPR_750_DMAL (0x39B)
80d11f44
JM		 1839#define SPR_440_RSTCFG (0x39B)
1840#define SPR_BOOKE_DCDBTRL (0x39C)
1841#define SPR_BOOKE_DCDBTRH (0x39D)
1842#define SPR_BOOKE_ICDBTRL (0x39E)
1843#define SPR_BOOKE_ICDBTRH (0x39F)
cb8b8bf8
AK		 1844#define SPR_74XX_UMMCR2 (0x3A0)
1845#define SPR_7XX_UPMC5 (0x3A1)
1846#define SPR_7XX_UPMC6 (0x3A2)
80d11f44 1847#define SPR_UBAMR (0x3A7)
cb8b8bf8
AK		 1848#define SPR_7XX_UMMCR0 (0x3A8)
1849#define SPR_7XX_UPMC1 (0x3A9)
1850#define SPR_7XX_UPMC2 (0x3AA)
1851#define SPR_7XX_USIAR (0x3AB)
1852#define SPR_7XX_UMMCR1 (0x3AC)
1853#define SPR_7XX_UPMC3 (0x3AD)
1854#define SPR_7XX_UPMC4 (0x3AE)
80d11f44
JM		 1855#define SPR_USDA (0x3AF)
1856#define SPR_40x_ZPR (0x3B0)
1857#define SPR_BOOKE_MAS7 (0x3B0)
cb8b8bf8
AK		 1858#define SPR_74XX_MMCR2 (0x3B0)
1859#define SPR_7XX_PMC5 (0x3B1)
80d11f44 1860#define SPR_40x_PID (0x3B1)
cb8b8bf8 1861#define SPR_7XX_PMC6 (0x3B2)
80d11f44 1862#define SPR_440_MMUCR (0x3B2)
80d11f44
JM		 1863#define SPR_4xx_CCR0 (0x3B3)
1864#define SPR_BOOKE_EPLC (0x3B3)
80d11f44
JM		 1865#define SPR_405_IAC3 (0x3B4)
1866#define SPR_BOOKE_EPSC (0x3B4)
80d11f44 1867#define SPR_405_IAC4 (0x3B5)
80d11f44 1868#define SPR_405_DVC1 (0x3B6)
80d11f44 1869#define SPR_405_DVC2 (0x3B7)
80d11f44 1870#define SPR_BAMR (0x3B7)
cb8b8bf8
AK		 1871#define SPR_7XX_MMCR0 (0x3B8)
1872#define SPR_7XX_PMC1 (0x3B9)
80d11f44 1873#define SPR_40x_SGR (0x3B9)
cb8b8bf8 1874#define SPR_7XX_PMC2 (0x3BA)
80d11f44 1875#define SPR_40x_DCWR (0x3BA)
cb8b8bf8 1876#define SPR_7XX_SIAR (0x3BB)
80d11f44 1877#define SPR_405_SLER (0x3BB)
cb8b8bf8 1878#define SPR_7XX_MMCR1 (0x3BC)
80d11f44 1879#define SPR_405_SU0R (0x3BC)
80d11f44 1880#define SPR_401_SKR (0x3BC)
cb8b8bf8 1881#define SPR_7XX_PMC3 (0x3BD)
80d11f44 1882#define SPR_405_DBCR1 (0x3BD)
cb8b8bf8 1883#define SPR_7XX_PMC4 (0x3BE)
80d11f44 1884#define SPR_SDA (0x3BF)
80d11f44
JM		 1885#define SPR_403_VTBL (0x3CC)
1886#define SPR_403_VTBU (0x3CD)
1887#define SPR_DMISS (0x3D0)
1888#define SPR_DCMP (0x3D1)
1889#define SPR_HASH1 (0x3D2)
1890#define SPR_HASH2 (0x3D3)
1891#define SPR_BOOKE_ICDBDR (0x3D3)
1892#define SPR_TLBMISS (0x3D4)
1893#define SPR_IMISS (0x3D4)
1894#define SPR_40x_ESR (0x3D4)
1895#define SPR_PTEHI (0x3D5)
1896#define SPR_ICMP (0x3D5)
1897#define SPR_40x_DEAR (0x3D5)
1898#define SPR_PTELO (0x3D6)
1899#define SPR_RPA (0x3D6)
1900#define SPR_40x_EVPR (0x3D6)
1901#define SPR_L3PM (0x3D7)
1902#define SPR_403_CDBCR (0x3D7)
4e777442 1903#define SPR_L3ITCR0 (0x3D8)
80d11f44
JM		 1904#define SPR_TCR (0x3D8)
1905#define SPR_40x_TSR (0x3D8)
1906#define SPR_IBR (0x3DA)
1907#define SPR_40x_TCR (0x3DA)
1908#define SPR_ESASRR (0x3DB)
1909#define SPR_40x_PIT (0x3DB)
1910#define SPR_403_TBL (0x3DC)
1911#define SPR_403_TBU (0x3DD)
1912#define SPR_SEBR (0x3DE)
1913#define SPR_40x_SRR2 (0x3DE)
1914#define SPR_SER (0x3DF)
1915#define SPR_40x_SRR3 (0x3DF)
4e777442 1916#define SPR_L3OHCR (0x3E8)
80d11f44
JM		 1917#define SPR_L3ITCR1 (0x3E9)
1918#define SPR_L3ITCR2 (0x3EA)
1919#define SPR_L3ITCR3 (0x3EB)
1920#define SPR_HID0 (0x3F0)
1921#define SPR_40x_DBSR (0x3F0)
1922#define SPR_HID1 (0x3F1)
1923#define SPR_IABR (0x3F2)
1924#define SPR_40x_DBCR0 (0x3F2)
1925#define SPR_601_HID2 (0x3F2)
1926#define SPR_Exxx_L1CSR0 (0x3F2)
1927#define SPR_ICTRL (0x3F3)
1928#define SPR_HID2 (0x3F3)
bd928eba 1929#define SPR_750CL_HID4 (0x3F3)
80d11f44
JM		 1930#define SPR_Exxx_L1CSR1 (0x3F3)
1931#define SPR_440_DBDR (0x3F3)
1932#define SPR_LDSTDB (0x3F4)
bd928eba 1933#define SPR_750_TDCL (0x3F4)
80d11f44
JM		 1934#define SPR_40x_IAC1 (0x3F4)
1935#define SPR_MMUCSR0 (0x3F4)
ba881002 1936#define SPR_970_HID4 (0x3F4)
80d11f44 1937#define SPR_DABR (0x3F5)
3fc6c082 1938#define DABR_MASK (~(target_ulong)0x7)
80d11f44
JM		 1939#define SPR_Exxx_BUCSR (0x3F5)
1940#define SPR_40x_IAC2 (0x3F5)
1941#define SPR_601_HID5 (0x3F5)
1942#define SPR_40x_DAC1 (0x3F6)
1943#define SPR_MSSCR0 (0x3F6)
1944#define SPR_970_HID5 (0x3F6)
1945#define SPR_MSSSR0 (0x3F7)
4e777442 1946#define SPR_MSSCR1 (0x3F7)
80d11f44
JM		 1947#define SPR_DABRX (0x3F7)
1948#define SPR_40x_DAC2 (0x3F7)
1949#define SPR_MMUCFG (0x3F7)
1950#define SPR_LDSTCR (0x3F8)
1951#define SPR_L2PMCR (0x3F8)
bd928eba 1952#define SPR_750FX_HID2 (0x3F8)
80d11f44
JM		 1953#define SPR_Exxx_L1FINV0 (0x3F8)
1954#define SPR_L2CR (0x3F9)
298091f8 1955#define SPR_Exxx_L2CSR0 (0x3F9)
80d11f44 1956#define SPR_L3CR (0x3FA)
bd928eba 1957#define SPR_750_TDCH (0x3FA)
80d11f44
JM		 1958#define SPR_IABR2 (0x3FA)
1959#define SPR_40x_DCCR (0x3FA)
1960#define SPR_ICTC (0x3FB)
1961#define SPR_40x_ICCR (0x3FB)
1962#define SPR_THRM1 (0x3FC)
1963#define SPR_403_PBL1 (0x3FC)
1964#define SPR_SP (0x3FD)
1965#define SPR_THRM2 (0x3FD)
1966#define SPR_403_PBU1 (0x3FD)
1967#define SPR_604_HID13 (0x3FD)
1968#define SPR_LT (0x3FE)
1969#define SPR_THRM3 (0x3FE)
1970#define SPR_RCPU_FPECR (0x3FE)
1971#define SPR_403_PBL2 (0x3FE)
1972#define SPR_PIR (0x3FF)
1973#define SPR_403_PBU2 (0x3FF)
1974#define SPR_601_HID15 (0x3FF)
1975#define SPR_604_HID15 (0x3FF)
1976#define SPR_E500_SVR (0x3FF)
79aceca5 1977
84755ed5
AG		 1978/* Disable MAS Interrupt Updates for Hypervisor */
1979#define EPCR_DMIUH (1 << 22)
1980/* Disable Guest TLB Management Instructions */
1981#define EPCR_DGTMI (1 << 23)
1982/* Guest Interrupt Computation Mode */
1983#define EPCR_GICM (1 << 24)
1984/* Interrupt Computation Mode */
1985#define EPCR_ICM (1 << 25)
1986/* Disable Embedded Hypervisor Debug */
1987#define EPCR_DUVD (1 << 26)
1988/* Instruction Storage Interrupt Directed to Guest State */
1989#define EPCR_ISIGS (1 << 27)
1990/* Data Storage Interrupt Directed to Guest State */
1991#define EPCR_DSIGS (1 << 28)
1992/* Instruction TLB Error Interrupt Directed to Guest State */
1993#define EPCR_ITLBGS (1 << 29)
1994/* Data TLB Error Interrupt Directed to Guest State */
1995#define EPCR_DTLBGS (1 << 30)
1996/* External Input Interrupt Directed to Guest State */
1997#define EPCR_EXTGS (1 << 31)
1998
c647e3fe
DG		 1999#define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
2000#define L1CSR0_CUL 0x00000400 /* (D-)Cache Unable to Lock */
2001#define L1CSR0_DCLFR 0x00000100 /* D-Cache Lock Flash Reset */
2002#define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
2003#define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
ea71258d 2004
c647e3fe
DG		 2005#define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
2006#define L1CSR1_ICUL 0x00000400 /* I-Cache Unable to Lock */
2007#define L1CSR1_ICLFR 0x00000100 /* I-Cache Lock Flash Reset */
2008#define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
2009#define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
ea71258d 2010
298091f8
BM		 2011/* E500 L2CSR0 */
2012#define E500_L2CSR0_L2FI (1 << 21) /* L2 cache flash invalidate */
2013#define E500_L2CSR0_L2FL (1 << 11) /* L2 cache flush */
2014#define E500_L2CSR0_L2LFC (1 << 10) /* L2 cache lock flash clear */
2015
bbc01ca7 2016/* HID0 bits */
1488270e
BH		 2017#define HID0_DEEPNAP (1 << 24) /* pre-2.06 */
2018#define HID0_DOZE (1 << 23) /* pre-2.06 */
2019#define HID0_NAP (1 << 22) /* pre-2.06 */
2a83f997 2020#define HID0_HILE PPC_BIT(19) /* POWER8 */
0bfc0cf0 2021#define HID0_POWER9_HILE PPC_BIT(4)
bbc01ca7 2022
c29b735c
NF		 2023/*****************************************************************************/
2024/* PowerPC Instructions types definitions */
2025enum {
2026 PPC_NONE = 0x0000000000000000ULL,
2027 /* PowerPC base instructions set */
2028 PPC_INSNS_BASE = 0x0000000000000001ULL,
2029 /* integer operations instructions */
2030#define PPC_INTEGER PPC_INSNS_BASE
2031 /* flow control instructions */
2032#define PPC_FLOW PPC_INSNS_BASE
2033 /* virtual memory instructions */
2034#define PPC_MEM PPC_INSNS_BASE
2035 /* ld/st with reservation instructions */
2036#define PPC_RES PPC_INSNS_BASE
2037 /* spr/msr access instructions */
2038#define PPC_MISC PPC_INSNS_BASE
2039 /* Deprecated instruction sets */
2040 /* Original POWER instruction set */
2041 PPC_POWER = 0x0000000000000002ULL,
2042 /* POWER2 instruction set extension */
2043 PPC_POWER2 = 0x0000000000000004ULL,
2044 /* Power RTC support */
2045 PPC_POWER_RTC = 0x0000000000000008ULL,
2046 /* Power-to-PowerPC bridge (601) */
2047 PPC_POWER_BR = 0x0000000000000010ULL,
2048 /* 64 bits PowerPC instruction set */
2049 PPC_64B = 0x0000000000000020ULL,
2050 /* New 64 bits extensions (PowerPC 2.0x) */
2051 PPC_64BX = 0x0000000000000040ULL,
2052 /* 64 bits hypervisor extensions */
2053 PPC_64H = 0x0000000000000080ULL,
2054 /* New wait instruction (PowerPC 2.0x) */
2055 PPC_WAIT = 0x0000000000000100ULL,
2056 /* Time base mftb instruction */
2057 PPC_MFTB = 0x0000000000000200ULL,
2058
2059 /* Fixed-point unit extensions */
2060 /* PowerPC 602 specific */
2061 PPC_602_SPEC = 0x0000000000000400ULL,
2062 /* isel instruction */
2063 PPC_ISEL = 0x0000000000000800ULL,
2064 /* popcntb instruction */
2065 PPC_POPCNTB = 0x0000000000001000ULL,
2066 /* string load / store */
2067 PPC_STRING = 0x0000000000002000ULL,
b7815375
BH		 2068 /* real mode cache inhibited load / store */
2069 PPC_CILDST = 0x0000000000004000ULL,
c29b735c
NF		 2070
2071 /* Floating-point unit extensions */
2072 /* Optional floating point instructions */
2073 PPC_FLOAT = 0x0000000000010000ULL,
2074 /* New floating-point extensions (PowerPC 2.0x) */
2075 PPC_FLOAT_EXT = 0x0000000000020000ULL,
2076 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
2077 PPC_FLOAT_FRES = 0x0000000000080000ULL,
2078 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
2079 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
2080 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
2081 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
2082
2083 /* Vector/SIMD extensions */
2084 /* Altivec support */
2085 PPC_ALTIVEC = 0x0000000001000000ULL,
2086 /* PowerPC 2.03 SPE extension */
2087 PPC_SPE = 0x0000000002000000ULL,
2088 /* PowerPC 2.03 SPE single-precision floating-point extension */
2089 PPC_SPE_SINGLE = 0x0000000004000000ULL,
2090 /* PowerPC 2.03 SPE double-precision floating-point extension */
2091 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
2092
2093 /* Optional memory control instructions */
2094 PPC_MEM_TLBIA = 0x0000000010000000ULL,
2095 PPC_MEM_TLBIE = 0x0000000020000000ULL,
2096 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
2097 /* sync instruction */
2098 PPC_MEM_SYNC = 0x0000000080000000ULL,
2099 /* eieio instruction */
2100 PPC_MEM_EIEIO = 0x0000000100000000ULL,
2101
2102 /* Cache control instructions */
2103 PPC_CACHE = 0x0000000200000000ULL,
2104 /* icbi instruction */
2105 PPC_CACHE_ICBI = 0x0000000400000000ULL,
8e33944f 2106 /* dcbz instruction */
c29b735c 2107 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
c29b735c
NF		 2108 /* dcba instruction */
2109 PPC_CACHE_DCBA = 0x0000002000000000ULL,
2110 /* Freescale cache locking instructions */
2111 PPC_CACHE_LOCK = 0x0000004000000000ULL,
2112
2113 /* MMU related extensions */
2114 /* external control instructions */
2115 PPC_EXTERN = 0x0000010000000000ULL,
2116 /* segment register access instructions */
2117 PPC_SEGMENT = 0x0000020000000000ULL,
2118 /* PowerPC 6xx TLB management instructions */
2119 PPC_6xx_TLB = 0x0000040000000000ULL,
2120 /* PowerPC 74xx TLB management instructions */
2121 PPC_74xx_TLB = 0x0000080000000000ULL,
2122 /* PowerPC 40x TLB management instructions */
2123 PPC_40x_TLB = 0x0000100000000000ULL,
2124 /* segment register access instructions for PowerPC 64 "bridge" */
2125 PPC_SEGMENT_64B = 0x0000200000000000ULL,
2126 /* SLB management */
2127 PPC_SLBI = 0x0000400000000000ULL,
2128
2129 /* Embedded PowerPC dedicated instructions */
2130 PPC_WRTEE = 0x0001000000000000ULL,
2131 /* PowerPC 40x exception model */
2132 PPC_40x_EXCP = 0x0002000000000000ULL,
2133 /* PowerPC 405 Mac instructions */
2134 PPC_405_MAC = 0x0004000000000000ULL,
2135 /* PowerPC 440 specific instructions */
2136 PPC_440_SPEC = 0x0008000000000000ULL,
2137 /* BookE (embedded) PowerPC specification */
2138 PPC_BOOKE = 0x0010000000000000ULL,
2139 /* mfapidi instruction */
2140 PPC_MFAPIDI = 0x0020000000000000ULL,
2141 /* tlbiva instruction */
2142 PPC_TLBIVA = 0x0040000000000000ULL,
2143 /* tlbivax instruction */
2144 PPC_TLBIVAX = 0x0080000000000000ULL,
2145 /* PowerPC 4xx dedicated instructions */
2146 PPC_4xx_COMMON = 0x0100000000000000ULL,
2147 /* PowerPC 40x ibct instructions */
2148 PPC_40x_ICBT = 0x0200000000000000ULL,
2149 /* rfmci is not implemented in all BookE PowerPC */
2150 PPC_RFMCI = 0x0400000000000000ULL,
2151 /* rfdi instruction */
2152 PPC_RFDI = 0x0800000000000000ULL,
2153 /* DCR accesses */
2154 PPC_DCR = 0x1000000000000000ULL,
2155 /* DCR extended accesse */
2156 PPC_DCRX = 0x2000000000000000ULL,
2157 /* user-mode DCR access, implemented in PowerPC 460 */
2158 PPC_DCRUX = 0x4000000000000000ULL,
eaabeef2
DG		 2159 /* popcntw and popcntd instructions */
2160 PPC_POPCNTWD = 0x8000000000000000ULL,
01662f3e 2161
02d4eae4
DG		 2162#define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_POWER | PPC_POWER2 \
2163 | PPC_POWER_RTC | PPC_POWER_BR | PPC_64B \
2164 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
2165 | PPC_602_SPEC | PPC_ISEL | PPC_POPCNTB \
2166 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
2167 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
2168 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
2169 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
2170 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
2171 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
2172 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
2173 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
2174 | PPC_CACHE | PPC_CACHE_ICBI \
8e33944f 2175 | PPC_CACHE_DCBZ \
02d4eae4
DG		 2176 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
2177 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
2178 | PPC_74xx_TLB | PPC_40x_TLB | PPC_SEGMENT_64B \
2179 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
2180 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
2181 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
2182 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
2183 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
b7815375 2184 | PPC_POPCNTWD | PPC_CILDST)
02d4eae4 2185
01662f3e
AG		 2186 /* extended type values */
2187
2188 /* BookE 2.06 PowerPC specification */
2189 PPC2_BOOKE206 = 0x0000000000000001ULL,
a7342588
DG		 2190 /* VSX (extensions to Altivec / VMX) */
2191 PPC2_VSX = 0x0000000000000002ULL,
2192 /* Decimal Floating Point (DFP) */
2193 PPC2_DFP = 0x0000000000000004ULL,
3f9f6a50
AG		 2194 /* Embedded.Processor Control */
2195 PPC2_PRCNTL = 0x0000000000000008ULL,
cd6e9320
TH		 2196 /* Byte-reversed, indexed, double-word load and store */
2197 PPC2_DBRX = 0x0000000000000010ULL,
9c2627b0
AJ		 2198 /* Book I 2.05 PowerPC specification */
2199 PPC2_ISA205 = 0x0000000000000020ULL,
dbcc48fa
TM		 2200 /* VSX additions in ISA 2.07 */
2201 PPC2_VSX207 = 0x0000000000000040ULL,
86ba37ed
TM		 2202 /* ISA 2.06B bpermd */
2203 PPC2_PERM_ISA206 = 0x0000000000000080ULL,
a824bc19
TM		 2204 /* ISA 2.06B divide extended variants */
2205 PPC2_DIVE_ISA206 = 0x0000000000000100ULL,
1fa6c533
TM		 2206 /* ISA 2.06B larx/stcx. instructions */
2207 PPC2_ATOMIC_ISA206 = 0x0000000000000200ULL,
1b0bd002
TM		 2208 /* ISA 2.06B floating point integer conversion */
2209 PPC2_FP_CVT_ISA206 = 0x0000000000000400ULL,
29a0e4e9
TM		 2210 /* ISA 2.06B floating point test instructions */
2211 PPC2_FP_TST_ISA206 = 0x0000000000000800ULL,
94840e07
TM		 2212 /* ISA 2.07 bctar instruction */
2213 PPC2_BCTAR_ISA207 = 0x0000000000001000ULL,
38a85337
TM		 2214 /* ISA 2.07 load/store quadword */
2215 PPC2_LSQ_ISA207 = 0x0000000000002000ULL,
32ea54ab
TM		 2216 /* ISA 2.07 Altivec */
2217 PPC2_ALTIVEC_207 = 0x0000000000004000ULL,
df99d30d
AK		 2218 /* PowerISA 2.07 Book3s specification */
2219 PPC2_ISA207S = 0x0000000000008000ULL,
4171853c
PM		 2220 /* Double precision floating point conversion for signed integer 64 */
2221 PPC2_FP_CVT_S64 = 0x0000000000010000ULL,
f90468b6
TM		 2222 /* Transactional Memory (ISA 2.07, Book II) */
2223 PPC2_TM = 0x0000000000020000ULL,
7778a575
BH		 2224 /* Server PM instructgions (ISA 2.06, Book III) */
2225 PPC2_PM_ISA206 = 0x0000000000040000ULL,
eb640b13
ND		 2226 /* POWER ISA 3.0 */
2227 PPC2_ISA300 = 0x0000000000080000ULL,
ca7a2fda
LP		 2228 /* POWER ISA 3.1 */
2229 PPC2_ISA310 = 0x0000000000100000ULL,
02d4eae4 2230
74f23997 2231#define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_VSX | PPC2_PRCNTL | PPC2_DBRX | \
a824bc19 2232 PPC2_ISA205 | PPC2_VSX207 | PPC2_PERM_ISA206 | \
1b0bd002 2233 PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
94840e07 2234 PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | \
32ea54ab 2235 PPC2_BCTAR_ISA207 | PPC2_LSQ_ISA207 | \
4171853c 2236 PPC2_ALTIVEC_207 | PPC2_ISA207S | PPC2_DFP | \
eb640b13 2237 PPC2_FP_CVT_S64 | PPC2_TM | PPC2_PM_ISA206 | \
9495edb0 2238 PPC2_ISA300 | PPC2_ISA310)
c29b735c
NF		 2239};
2240
76a66253 2241/*****************************************************************************/
c647e3fe
DG		 2242/*
2243 * Memory access type :
9a64fbe4
FB		 2244 * may be needed for precise access rights control and precise exceptions.
2245 */
79aceca5 2246enum {
9a64fbe4
FB		 2247 /* Type of instruction that generated the access */
2248 ACCESS_CODE = 0x10, /* Code fetch access */
2249 ACCESS_INT = 0x20, /* Integer load/store access */
2250 ACCESS_FLOAT = 0x30, /* floating point load/store access */
2251 ACCESS_RES = 0x40, /* load/store with reservation */
2252 ACCESS_EXT = 0x50, /* external access */
2253 ACCESS_CACHE = 0x60, /* Cache manipulation */
2254};
2255
c647e3fe
DG		 2256/*
2257 * Hardware interrupt sources:
2258 * all those exception can be raised simulteaneously
47103572 2259 */
e9df014c
JM		 2260/* Input pins definitions */
2261enum {
2262 /* 6xx bus input pins */
24be5ae3
JM		 2263 PPC6xx_INPUT_HRESET = 0,
2264 PPC6xx_INPUT_SRESET = 1,
2265 PPC6xx_INPUT_CKSTP_IN = 2,
2266 PPC6xx_INPUT_MCP = 3,
2267 PPC6xx_INPUT_SMI = 4,
2268 PPC6xx_INPUT_INT = 5,
d68f1306
JM		 2269 PPC6xx_INPUT_TBEN = 6,
2270 PPC6xx_INPUT_WAKEUP = 7,
2271 PPC6xx_INPUT_NB,
24be5ae3
JM		 2272};
2273
2274enum {
e9df014c 2275 /* Embedded PowerPC input pins */
24be5ae3
JM		 2276 PPCBookE_INPUT_HRESET = 0,
2277 PPCBookE_INPUT_SRESET = 1,
2278 PPCBookE_INPUT_CKSTP_IN = 2,
2279 PPCBookE_INPUT_MCP = 3,
2280 PPCBookE_INPUT_SMI = 4,
2281 PPCBookE_INPUT_INT = 5,
2282 PPCBookE_INPUT_CINT = 6,
d68f1306 2283 PPCBookE_INPUT_NB,
24be5ae3
JM		 2284};
2285
9fdc60bf
AJ		 2286enum {
2287 /* PowerPC E500 input pins */
2288 PPCE500_INPUT_RESET_CORE = 0,
2289 PPCE500_INPUT_MCK = 1,
2290 PPCE500_INPUT_CINT = 3,
2291 PPCE500_INPUT_INT = 4,
2292 PPCE500_INPUT_DEBUG = 6,
2293 PPCE500_INPUT_NB,
2294};
2295
a750fc0b 2296enum {
4e290a0b
JM		 2297 /* PowerPC 40x input pins */
2298 PPC40x_INPUT_RESET_CORE = 0,
2299 PPC40x_INPUT_RESET_CHIP = 1,
2300 PPC40x_INPUT_RESET_SYS = 2,
2301 PPC40x_INPUT_CINT = 3,
2302 PPC40x_INPUT_INT = 4,
2303 PPC40x_INPUT_HALT = 5,
2304 PPC40x_INPUT_DEBUG = 6,
2305 PPC40x_INPUT_NB,
e9df014c
JM		 2306};
2307
b4095fed
JM		 2308enum {
2309 /* RCPU input pins */
2310 PPCRCPU_INPUT_PORESET = 0,
2311 PPCRCPU_INPUT_HRESET = 1,
2312 PPCRCPU_INPUT_SRESET = 2,
2313 PPCRCPU_INPUT_IRQ0 = 3,
2314 PPCRCPU_INPUT_IRQ1 = 4,
2315 PPCRCPU_INPUT_IRQ2 = 5,
2316 PPCRCPU_INPUT_IRQ3 = 6,
2317 PPCRCPU_INPUT_IRQ4 = 7,
2318 PPCRCPU_INPUT_IRQ5 = 8,
2319 PPCRCPU_INPUT_IRQ6 = 9,
2320 PPCRCPU_INPUT_IRQ7 = 10,
2321 PPCRCPU_INPUT_NB,
2322};
2323
00af685f 2324#if defined(TARGET_PPC64)
d0dfae6e
JM		 2325enum {
2326 /* PowerPC 970 input pins */
2327 PPC970_INPUT_HRESET = 0,
2328 PPC970_INPUT_SRESET = 1,
2329 PPC970_INPUT_CKSTP = 2,
2330 PPC970_INPUT_TBEN = 3,
2331 PPC970_INPUT_MCP = 4,
2332 PPC970_INPUT_INT = 5,
2333 PPC970_INPUT_THINT = 6,
7b62a955 2334 PPC970_INPUT_NB,
9d52e907
DG		 2335};
2336
2337enum {
2338 /* POWER7 input pins */
2339 POWER7_INPUT_INT = 0,
c647e3fe
DG		 2340 /*
2341 * POWER7 probably has other inputs, but we don't care about them
9d52e907 2342 * for any existing machine. We can wire these up when we need
c647e3fe
DG		 2343 * them
2344 */
9d52e907 2345 POWER7_INPUT_NB,
d0dfae6e 2346};
67afe775
BH		 2347
2348enum {
2349 /* POWER9 input pins */
2350 POWER9_INPUT_INT = 0,
2351 POWER9_INPUT_HINT = 1,
2352 POWER9_INPUT_NB,
2353};
00af685f 2354#endif
d0dfae6e 2355
e9df014c 2356/* Hardware exceptions definitions */
47103572 2357enum {
e9df014c 2358 /* External hardware exception sources */
e1833e1f 2359 PPC_INTERRUPT_RESET = 0, /* Reset exception */
d68f1306
JM		 2360 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
2361 PPC_INTERRUPT_MCK, /* Machine check exception */
2362 PPC_INTERRUPT_EXT, /* External interrupt */
2363 PPC_INTERRUPT_SMI, /* System management interrupt */
2364 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
2365 PPC_INTERRUPT_DEBUG, /* External debug exception */
2366 PPC_INTERRUPT_THERM, /* Thermal exception */
e9df014c 2367 /* Internal hardware exception sources */
d68f1306
JM		 2368 PPC_INTERRUPT_DECR, /* Decrementer exception */
2369 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
136fbf65 2370 PPC_INTERRUPT_PIT, /* Programmable interval timer interrupt */
d68f1306
JM		 2371 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2372 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2373 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2374 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2375 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
136fbf65 2376 PPC_INTERRUPT_HMI, /* Hypervisor Maintenance interrupt */
f03a1af5 2377 PPC_INTERRUPT_HDOORBELL, /* Hypervisor Doorbell interrupt */
d8ce5fd6 2378 PPC_INTERRUPT_HVIRT, /* Hypervisor virtualization interrupt */
47103572
JM		 2379};
2380
6d9412ea
AK		 2381/* Processor Compatibility mask (PCR) */
2382enum {
a6a444a8
CLG		 2383 PCR_COMPAT_2_05 = PPC_BIT(62),
2384 PCR_COMPAT_2_06 = PPC_BIT(61),
2385 PCR_COMPAT_2_07 = PPC_BIT(60),
2386 PCR_COMPAT_3_00 = PPC_BIT(59),
7d37b274 2387 PCR_COMPAT_3_10 = PPC_BIT(58),
a6a444a8
CLG		 2388 PCR_VEC_DIS = PPC_BIT(0), /* Vec. disable (bit NA since POWER8) */
2389 PCR_VSX_DIS = PPC_BIT(1), /* VSX disable (bit NA since POWER8) */
2390 PCR_TM_DIS = PPC_BIT(2), /* Trans. memory disable (POWER8) */
6d9412ea
AK		 2391};
2392
1488270e
BH		 2393/* HMER/HMEER */
2394enum {
a6a444a8
CLG		 2395 HMER_MALFUNCTION_ALERT = PPC_BIT(0),
2396 HMER_PROC_RECV_DONE = PPC_BIT(2),
2397 HMER_PROC_RECV_ERROR_MASKED = PPC_BIT(3),
2398 HMER_TFAC_ERROR = PPC_BIT(4),
2399 HMER_TFMR_PARITY_ERROR = PPC_BIT(5),
2400 HMER_XSCOM_FAIL = PPC_BIT(8),
2401 HMER_XSCOM_DONE = PPC_BIT(9),
2402 HMER_PROC_RECV_AGAIN = PPC_BIT(11),
2403 HMER_WARN_RISE = PPC_BIT(14),
2404 HMER_WARN_FALL = PPC_BIT(15),
2405 HMER_SCOM_FIR_HMI = PPC_BIT(16),
2406 HMER_TRIG_FIR_HMI = PPC_BIT(17),
2407 HMER_HYP_RESOURCE_ERR = PPC_BIT(20),
2408 HMER_XSCOM_STATUS_MASK = PPC_BITMASK(21, 23),
1488270e
BH		 2409};
2410
9a64fbe4
FB		 2411/*****************************************************************************/
2412
dd09c361 2413#define is_isa300(ctx) (!!(ctx->insns_flags2 & PPC2_ISA300))
00b70788
ND		 2414target_ulong cpu_read_xer(CPUPPCState *env);
2415void cpu_write_xer(CPUPPCState *env, target_ulong xer);
da91a00f 2416
d0db7cad
GK		 2417/*
2418 * All 64-bit server processors compliant with arch 2.x, ie. 970 and newer,
2419 * have PPC_SEGMENT_64B.
2420 */
2421#define is_book3s_arch2x(ctx) (!!((ctx)->insns_flags & PPC_SEGMENT_64B))
2422
2da8a6bc
RH		 2423#ifdef CONFIG_DEBUG_TCG
2424void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
2425 target_ulong *cs_base, uint32_t *flags);
2426#else
1328c2bf 2427static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
89fee74a 2428 target_ulong *cs_base, uint32_t *flags)
6b917547
AL		 2429{
2430 *pc = env->nip;
2431 *cs_base = 0;
2432 *flags = env->hflags;
2433}
2da8a6bc 2434#endif
6b917547 2435
db789c6c
BH		 2436void QEMU_NORETURN raise_exception(CPUPPCState *env, uint32_t exception);
2437void QEMU_NORETURN raise_exception_ra(CPUPPCState *env, uint32_t exception,
2438 uintptr_t raddr);
2439void QEMU_NORETURN raise_exception_err(CPUPPCState *env, uint32_t exception,
2440 uint32_t error_code);
2441void QEMU_NORETURN raise_exception_err_ra(CPUPPCState *env, uint32_t exception,
2442 uint32_t error_code, uintptr_t raddr);
2443
01662f3e 2444#if !defined(CONFIG_USER_ONLY)
1328c2bf 2445static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2446{
d1e256fe 2447 uintptr_t tlbml = (uintptr_t)tlbm;
1c53accc 2448 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
01662f3e 2449
1c53accc 2450 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
01662f3e
AG		 2451}
2452
1328c2bf 2453static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
01662f3e
AG		 2454{
2455 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2456 int r = tlbncfg & TLBnCFG_N_ENTRY;
2457 return r;
2458}
2459
1328c2bf 2460static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
01662f3e
AG		 2461{
2462 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2463 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2464 return r;
2465}
2466
1328c2bf 2467static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2468{
d1e256fe 2469 int id = booke206_tlbm_id(env, tlbm);
01662f3e
AG		 2470 int end = 0;
2471 int i;
2472
2473 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2474 end += booke206_tlb_size(env, i);
2475 if (id < end) {
2476 return i;
2477 }
2478 }
2479
db70b311 2480 cpu_abort(env_cpu(env), "Unknown TLBe: %d\n", id);
01662f3e
AG		 2481 return 0;
2482}
2483
1328c2bf 2484static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
01662f3e 2485{
d1e256fe
AG		 2486 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2487 int tlbid = booke206_tlbm_id(env, tlb);
01662f3e
AG		 2488 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2489}
2490
1328c2bf 2491static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
01662f3e
AG		 2492 target_ulong ea, int way)
2493{
2494 int r;
2495 uint32_t ways = booke206_tlb_ways(env, tlbn);
786a4ea8
SH		 2496 int ways_bits = ctz32(ways);
2497 int tlb_bits = ctz32(booke206_tlb_size(env, tlbn));
01662f3e
AG		 2498 int i;
2499
2500 way &= ways - 1;
2501 ea >>= MAS2_EPN_SHIFT;
2502 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2503 r = (ea << ways_bits) | way;
2504
3f162d11
AG		 2505 if (r >= booke206_tlb_size(env, tlbn)) {
2506 return NULL;
2507 }
2508
01662f3e
AG		 2509 /* bump up to tlbn index */
2510 for (i = 0; i < tlbn; i++) {
2511 r += booke206_tlb_size(env, i);
2512 }
2513
1c53accc 2514 return &env->tlb.tlbm[r];
01662f3e
AG		 2515}
2516
a1ef618a 2517/* returns bitmap of supported page sizes for a given TLB */
1328c2bf 2518static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
a1ef618a 2519{
a1ef618a
AG		 2520 uint32_t ret = 0;
2521
3f330293
KF		 2522 if ((env->spr[SPR_MMUCFG] & MMUCFG_MAVN) == MMUCFG_MAVN_V2) {
2523 /* MAV2 */
a1ef618a
AG		 2524 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2525 } else {
2526 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2527 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2528 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2529 int i;
2530 for (i = min; i <= max; i++) {
2531 ret |= (1 << (i << 1));
2532 }
2533 }
2534
2535 return ret;
2536}
2537
c449d8ba
KF		 2538static inline void booke206_fixed_size_tlbn(CPUPPCState *env, const int tlbn,
2539 ppcmas_tlb_t *tlb)
2540{
2541 uint8_t i;
2542 int32_t tsize = -1;
2543
2544 for (i = 0; i < 32; i++) {
2545 if ((env->spr[SPR_BOOKE_TLB0PS + tlbn]) & (1ULL << i)) {
2546 if (tsize == -1) {
2547 tsize = i;
2548 } else {
2549 return;
2550 }
2551 }
2552 }
2553
2554 /* TLBnPS unimplemented? Odd.. */
2555 assert(tsize != -1);
2556 tlb->mas1 &= ~MAS1_TSIZE_MASK;
2557 tlb->mas1 |= ((uint32_t)tsize) << MAS1_TSIZE_SHIFT;
2558}
2559
01662f3e
AG		 2560#endif
2561
e42a61f1
AG		 2562static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2563{
2564 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2565 return msr & (1ULL << MSR_CM);
2566 }
2567
2568 return msr & (1ULL << MSR_SF);
2569}
2570
afbee712
TH		 2571/**
2572 * Check whether register rx is in the range between start and
2573 * start + nregs (as needed by the LSWX and LSWI instructions)
2574 */
2575static inline bool lsw_reg_in_range(int start, int nregs, int rx)
2576{
2577 return (start + nregs <= 32 && rx >= start && rx < start + nregs) ||
2578 (start + nregs > 32 && (rx >= start || rx < start + nregs - 32));
2579}
2580
ef96e3ae 2581/* Accessors for FP, VMX and VSX registers */
da7815ef
MCA		 2582#if defined(HOST_WORDS_BIGENDIAN)
2583#define VsrB(i) u8[i]
2584#define VsrSB(i) s8[i]
2585#define VsrH(i) u16[i]
2586#define VsrSH(i) s16[i]
2587#define VsrW(i) u32[i]
2588#define VsrSW(i) s32[i]
2589#define VsrD(i) u64[i]
2590#define VsrSD(i) s64[i]
2591#else
2592#define VsrB(i) u8[15 - (i)]
2593#define VsrSB(i) s8[15 - (i)]
2594#define VsrH(i) u16[7 - (i)]
2595#define VsrSH(i) s16[7 - (i)]
2596#define VsrW(i) u32[3 - (i)]
2597#define VsrSW(i) s32[3 - (i)]
2598#define VsrD(i) u64[1 - (i)]
2599#define VsrSD(i) s64[1 - (i)]
2600#endif
2601
d59d1182 2602static inline int vsr64_offset(int i, bool high)
e7d3b272 2603{
d59d1182 2604 return offsetof(CPUPPCState, vsr[i].VsrD(high ? 0 : 1));
e7d3b272
MCA		 2605}
2606
d59d1182 2607static inline int vsr_full_offset(int i)
ef96e3ae 2608{
d59d1182 2609 return offsetof(CPUPPCState, vsr[i].u64[0]);
ef96e3ae
MCA		 2610}
2611
d59d1182 2612static inline int fpr_offset(int i)
45141dfd 2613{
d59d1182 2614 return vsr64_offset(i, true);
45141dfd
MCA		 2615}
2616
d59d1182 2617static inline uint64_t *cpu_fpr_ptr(CPUPPCState *env, int i)
c82a8a85 2618{
d59d1182 2619 return (uint64_t *)((uintptr_t)env + fpr_offset(i));
c82a8a85
MCA		 2620}
2621
ef96e3ae
MCA		 2622static inline uint64_t *cpu_vsrl_ptr(CPUPPCState *env, int i)
2623{
d59d1182 2624 return (uint64_t *)((uintptr_t)env + vsr64_offset(i, false));
ef96e3ae
MCA		 2625}
2626
37da91f1
MCA		 2627static inline long avr64_offset(int i, bool high)
2628{
d59d1182 2629 return vsr64_offset(i + 32, high);
37da91f1
MCA		 2630}
2631
c82a8a85
MCA		 2632static inline int avr_full_offset(int i)
2633{
2634 return vsr_full_offset(i + 32);
2635}
2636
ef96e3ae
MCA		 2637static inline ppc_avr_t *cpu_avr_ptr(CPUPPCState *env, int i)
2638{
c82a8a85 2639 return (ppc_avr_t *)((uintptr_t)env + avr_full_offset(i));
ef96e3ae
MCA		 2640}
2641
03282a3a
LMC		 2642static inline bool ppc_has_spr(PowerPCCPU *cpu, int spr)
2643{
2644 /* We can test whether the SPR is defined by checking for a valid name */
2645 return cpu->env.spr_cb[spr].name != NULL;
2646}
2647
c11dc15d
GK		 2648static inline bool ppc_interrupts_little_endian(PowerPCCPU *cpu)
2649{
2650 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
2651
2652 /*
2653 * Only models that have an LPCR and know about LPCR_ILE can do little
2654 * endian.
2655 */
2656 if (pcc->lpcr_mask & LPCR_ILE) {
2657 return !!(cpu->env.spr[SPR_LPCR] & LPCR_ILE);
2658 }
2659
2660 return false;
2661}
2662
fad866da 2663void dump_mmu(CPUPPCState *env);
bebabbc7 2664
376dbce0 2665void ppc_maybe_bswap_register(CPUPPCState *env, uint8_t *mem_buf, int len);
c19940db
BL		 2666void ppc_store_vscr(CPUPPCState *env, uint32_t vscr);
2667uint32_t ppc_get_vscr(CPUPPCState *env);
07f5a258 2668#endif /* PPC_CPU_H */
Empty description
This page took 1.807347 seconds and 4 git commands to generate.