]>
Commit | Line | Data |
---|---|---|
ae0bfb79 | 1 | |
3cbee15b | 2 | /* |
4d7ca41e | 3 | * QEMU OldWorld PowerMac (currently ~G3 Beige) hardware System Emulator |
3cbee15b JM |
4 | * |
5 | * Copyright (c) 2004-2007 Fabrice Bellard | |
6 | * Copyright (c) 2007 Jocelyn Mayer | |
7 | * | |
8 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
9 | * of this software and associated documentation files (the "Software"), to deal | |
10 | * in the Software without restriction, including without limitation the rights | |
11 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
12 | * copies of the Software, and to permit persons to whom the Software is | |
13 | * furnished to do so, subject to the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice shall be included in | |
16 | * all copies or substantial portions of the Software. | |
17 | * | |
18 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
19 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
20 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
21 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
22 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
23 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
24 | * THE SOFTWARE. | |
25 | */ | |
baec1910 | 26 | #include "hw/hw.h" |
0d09e41a | 27 | #include "hw/ppc/ppc.h" |
baec1910 | 28 | #include "mac.h" |
0d09e41a PB |
29 | #include "hw/input/adb.h" |
30 | #include "hw/timer/m48t59.h" | |
9c17d615 | 31 | #include "sysemu/sysemu.h" |
1422e32d | 32 | #include "net/net.h" |
0d09e41a | 33 | #include "hw/isa/isa.h" |
baec1910 AF |
34 | #include "hw/pci/pci.h" |
35 | #include "hw/boards.h" | |
0d09e41a PB |
36 | #include "hw/nvram/fw_cfg.h" |
37 | #include "hw/char/escc.h" | |
baec1910 AF |
38 | #include "hw/ide.h" |
39 | #include "hw/loader.h" | |
ca20cf32 | 40 | #include "elf.h" |
9c17d615 | 41 | #include "sysemu/kvm.h" |
dc333cd6 | 42 | #include "kvm_ppc.h" |
4be74634 | 43 | #include "sysemu/block-backend.h" |
022c62cb | 44 | #include "exec/address-spaces.h" |
3cbee15b | 45 | |
e4bcb14c | 46 | #define MAX_IDE_BUS 2 |
271dd5e0 | 47 | #define CFG_ADDR 0xf0000510 |
536d8cda | 48 | #define TBFREQ 16600000UL |
9d1c1283 BZ |
49 | #define CLOCKFREQ 266000000UL |
50 | #define BUSFREQ 66000000UL | |
271dd5e0 | 51 | |
ddcd5531 GA |
52 | static void fw_cfg_boot_set(void *opaque, const char *boot_device, |
53 | Error **errp) | |
513f789f BS |
54 | { |
55 | fw_cfg_add_i16(opaque, FW_CFG_BOOT_DEVICE, boot_device[0]); | |
513f789f BS |
56 | } |
57 | ||
409dbce5 AJ |
58 | static uint64_t translate_kernel_address(void *opaque, uint64_t addr) |
59 | { | |
60 | return (addr & 0x0fffffff) + KERNEL_LOAD_ADDR; | |
61 | } | |
62 | ||
a8170e5e | 63 | static hwaddr round_page(hwaddr addr) |
b9e17a34 AG |
64 | { |
65 | return (addr + TARGET_PAGE_SIZE - 1) & TARGET_PAGE_MASK; | |
66 | } | |
67 | ||
1bba0dc9 AF |
68 | static void ppc_heathrow_reset(void *opaque) |
69 | { | |
cd79664f | 70 | PowerPCCPU *cpu = opaque; |
1bba0dc9 | 71 | |
cd79664f | 72 | cpu_reset(CPU(cpu)); |
1bba0dc9 AF |
73 | } |
74 | ||
3ef96221 | 75 | static void ppc_heathrow_init(MachineState *machine) |
3cbee15b | 76 | { |
3ef96221 MA |
77 | ram_addr_t ram_size = machine->ram_size; |
78 | const char *cpu_model = machine->cpu_model; | |
79 | const char *kernel_filename = machine->kernel_filename; | |
80 | const char *kernel_cmdline = machine->kernel_cmdline; | |
81 | const char *initrd_filename = machine->initrd_filename; | |
82 | const char *boot_device = machine->boot_order; | |
c92bb2c7 | 83 | MemoryRegion *sysmem = get_system_memory(); |
72c33dd7 | 84 | PowerPCCPU *cpu = NULL; |
e2684c0b | 85 | CPUPPCState *env = NULL; |
5cea8590 | 86 | char *filename; |
3cbee15b | 87 | qemu_irq *pic, **heathrow_irqs; |
3cbee15b | 88 | int linux_boot, i; |
c92bb2c7 AK |
89 | MemoryRegion *ram = g_new(MemoryRegion, 1); |
90 | MemoryRegion *bios = g_new(MemoryRegion, 1); | |
7d52857e | 91 | MemoryRegion *isa = g_new(MemoryRegion, 1); |
b9e17a34 | 92 | uint32_t kernel_base, initrd_base, cmdline_base = 0; |
7373048c | 93 | int32_t kernel_size, initrd_size; |
3cbee15b | 94 | PCIBus *pci_bus; |
d037834a | 95 | PCIDevice *macio; |
07a7484e AF |
96 | MACIOIDEState *macio_ide; |
97 | DeviceState *dev; | |
293c867d | 98 | BusState *adb_bus; |
ae0bfb79 | 99 | int bios_size; |
45fa67fb | 100 | MemoryRegion *pic_mem; |
07a7484e | 101 | MemoryRegion *escc_mem, *escc_bar = g_new(MemoryRegion, 1); |
513f789f | 102 | uint16_t ppc_boot_device; |
f455e98c | 103 | DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS]; |
271dd5e0 | 104 | void *fw_cfg; |
caae6c96 | 105 | uint64_t tbfreq; |
3cbee15b JM |
106 | |
107 | linux_boot = (kernel_filename != NULL); | |
108 | ||
109 | /* init CPUs */ | |
3cbee15b | 110 | if (cpu_model == NULL) |
f2fde45a | 111 | cpu_model = "G3"; |
3cbee15b | 112 | for (i = 0; i < smp_cpus; i++) { |
72c33dd7 AF |
113 | cpu = cpu_ppc_init(cpu_model); |
114 | if (cpu == NULL) { | |
aaed909a FB |
115 | fprintf(stderr, "Unable to find PowerPC CPU definition\n"); |
116 | exit(1); | |
117 | } | |
72c33dd7 AF |
118 | env = &cpu->env; |
119 | ||
b0fb43d8 | 120 | /* Set time-base frequency to 16.6 Mhz */ |
536d8cda | 121 | cpu_ppc_tb_init(env, TBFREQ); |
cd79664f | 122 | qemu_register_reset(ppc_heathrow_reset, cpu); |
3cbee15b JM |
123 | } |
124 | ||
125 | /* allocate RAM */ | |
6b4079f8 AJ |
126 | if (ram_size > (2047 << 20)) { |
127 | fprintf(stderr, | |
128 | "qemu: Too much memory for this machine: %d MB, maximum 2047 MB\n", | |
129 | ((unsigned int)ram_size / (1 << 20))); | |
130 | exit(1); | |
131 | } | |
132 | ||
e938ba0c SP |
133 | memory_region_allocate_system_memory(ram, NULL, "ppc_heathrow.ram", |
134 | ram_size); | |
c92bb2c7 | 135 | memory_region_add_subregion(sysmem, 0, ram); |
a748ab6d | 136 | |
3cbee15b | 137 | /* allocate and load BIOS */ |
49946538 HT |
138 | memory_region_init_ram(bios, NULL, "ppc_heathrow.bios", BIOS_SIZE, |
139 | &error_abort); | |
e206ad48 HT |
140 | vmstate_register_ram_global(bios); |
141 | ||
3cbee15b | 142 | if (bios_name == NULL) |
992e5acd | 143 | bios_name = PROM_FILENAME; |
5cea8590 | 144 | filename = qemu_find_file(QEMU_FILE_TYPE_BIOS, bios_name); |
c92bb2c7 AK |
145 | memory_region_set_readonly(bios, true); |
146 | memory_region_add_subregion(sysmem, PROM_ADDR, bios); | |
992e5acd BS |
147 | |
148 | /* Load OpenBIOS (ELF) */ | |
5cea8590 | 149 | if (filename) { |
409dbce5 AJ |
150 | bios_size = load_elf(filename, 0, NULL, NULL, NULL, NULL, |
151 | 1, ELF_MACHINE, 0); | |
7267c094 | 152 | g_free(filename); |
5cea8590 PB |
153 | } else { |
154 | bios_size = -1; | |
155 | } | |
3cbee15b | 156 | if (bios_size < 0 || bios_size > BIOS_SIZE) { |
5cea8590 | 157 | hw_error("qemu: could not load PowerPC bios '%s'\n", bios_name); |
3cbee15b JM |
158 | exit(1); |
159 | } | |
3cbee15b | 160 | |
3cbee15b | 161 | if (linux_boot) { |
36bee1e3 | 162 | uint64_t lowaddr = 0; |
ca20cf32 BS |
163 | int bswap_needed; |
164 | ||
165 | #ifdef BSWAP_NEEDED | |
166 | bswap_needed = 1; | |
167 | #else | |
168 | bswap_needed = 0; | |
169 | #endif | |
3cbee15b | 170 | kernel_base = KERNEL_LOAD_ADDR; |
409dbce5 AJ |
171 | kernel_size = load_elf(kernel_filename, translate_kernel_address, NULL, |
172 | NULL, &lowaddr, NULL, 1, ELF_MACHINE, 0); | |
52f163b7 BS |
173 | if (kernel_size < 0) |
174 | kernel_size = load_aout(kernel_filename, kernel_base, | |
ca20cf32 BS |
175 | ram_size - kernel_base, bswap_needed, |
176 | TARGET_PAGE_SIZE); | |
52f163b7 BS |
177 | if (kernel_size < 0) |
178 | kernel_size = load_image_targphys(kernel_filename, | |
179 | kernel_base, | |
180 | ram_size - kernel_base); | |
3cbee15b | 181 | if (kernel_size < 0) { |
2ac71179 | 182 | hw_error("qemu: could not load kernel '%s'\n", |
3cbee15b JM |
183 | kernel_filename); |
184 | exit(1); | |
185 | } | |
186 | /* load initrd */ | |
187 | if (initrd_filename) { | |
b9e17a34 | 188 | initrd_base = round_page(kernel_base + kernel_size + KERNEL_GAP); |
dcac9679 PB |
189 | initrd_size = load_image_targphys(initrd_filename, initrd_base, |
190 | ram_size - initrd_base); | |
3cbee15b | 191 | if (initrd_size < 0) { |
2ac71179 PB |
192 | hw_error("qemu: could not load initial ram disk '%s'\n", |
193 | initrd_filename); | |
3cbee15b JM |
194 | exit(1); |
195 | } | |
b9e17a34 | 196 | cmdline_base = round_page(initrd_base + initrd_size); |
3cbee15b JM |
197 | } else { |
198 | initrd_base = 0; | |
199 | initrd_size = 0; | |
b9e17a34 | 200 | cmdline_base = round_page(kernel_base + kernel_size + KERNEL_GAP); |
3cbee15b | 201 | } |
6ac0e82d | 202 | ppc_boot_device = 'm'; |
3cbee15b JM |
203 | } else { |
204 | kernel_base = 0; | |
205 | kernel_size = 0; | |
206 | initrd_base = 0; | |
207 | initrd_size = 0; | |
28c5af54 | 208 | ppc_boot_device = '\0'; |
0d913fdb | 209 | for (i = 0; boot_device[i] != '\0'; i++) { |
28c5af54 | 210 | /* TOFIX: for now, the second IDE channel is not properly |
0d913fdb | 211 | * used by OHW. The Mac floppy disk are not emulated. |
28c5af54 JM |
212 | * For now, OHW cannot boot from the network. |
213 | */ | |
214 | #if 0 | |
0d913fdb JM |
215 | if (boot_device[i] >= 'a' && boot_device[i] <= 'f') { |
216 | ppc_boot_device = boot_device[i]; | |
28c5af54 | 217 | break; |
0d913fdb | 218 | } |
28c5af54 | 219 | #else |
0d913fdb JM |
220 | if (boot_device[i] >= 'c' && boot_device[i] <= 'd') { |
221 | ppc_boot_device = boot_device[i]; | |
28c5af54 | 222 | break; |
0d913fdb | 223 | } |
28c5af54 JM |
224 | #endif |
225 | } | |
226 | if (ppc_boot_device == '\0') { | |
8a901def | 227 | fprintf(stderr, "No valid boot device for G3 Beige machine\n"); |
28c5af54 JM |
228 | exit(1); |
229 | } | |
3cbee15b JM |
230 | } |
231 | ||
3cbee15b | 232 | /* Register 2 MB of ISA IO space */ |
7d52857e PB |
233 | memory_region_init_alias(isa, NULL, "isa_mmio", |
234 | get_system_io(), 0, 0x00200000); | |
235 | memory_region_add_subregion(sysmem, 0xfe000000, isa); | |
3cbee15b JM |
236 | |
237 | /* XXX: we register only 1 output pin for heathrow PIC */ | |
7267c094 | 238 | heathrow_irqs = g_malloc0(smp_cpus * sizeof(qemu_irq *)); |
3cbee15b | 239 | heathrow_irqs[0] = |
7267c094 | 240 | g_malloc0(smp_cpus * sizeof(qemu_irq) * 1); |
3cbee15b JM |
241 | /* Connect the heathrow PIC outputs to the 6xx bus */ |
242 | for (i = 0; i < smp_cpus; i++) { | |
243 | switch (PPC_INPUT(env)) { | |
244 | case PPC_FLAGS_INPUT_6xx: | |
245 | heathrow_irqs[i] = heathrow_irqs[0] + (i * 1); | |
246 | heathrow_irqs[i][0] = | |
247 | ((qemu_irq *)env->irq_inputs)[PPC6xx_INPUT_INT]; | |
248 | break; | |
249 | default: | |
2ac71179 | 250 | hw_error("Bus model not supported on OldWorld Mac machine\n"); |
3cbee15b JM |
251 | } |
252 | } | |
253 | ||
caae6c96 AG |
254 | /* Timebase Frequency */ |
255 | if (kvm_enabled()) { | |
256 | tbfreq = kvmppc_get_tbfreq(); | |
257 | } else { | |
258 | tbfreq = TBFREQ; | |
259 | } | |
260 | ||
3cbee15b JM |
261 | /* init basic PC hardware */ |
262 | if (PPC_INPUT(env) != PPC_FLAGS_INPUT_6xx) { | |
2ac71179 | 263 | hw_error("Only 6xx bus is supported on heathrow machine\n"); |
3cbee15b | 264 | } |
23c5e4ca | 265 | pic = heathrow_pic_init(&pic_mem, 1, heathrow_irqs); |
aee97b84 AK |
266 | pci_bus = pci_grackle_init(0xfec00000, pic, |
267 | get_system_memory(), | |
268 | get_system_io()); | |
3e20ad3a | 269 | pci_vga_init(pci_bus); |
aae9366a | 270 | |
b39491a8 | 271 | escc_mem = escc_init(0, pic[0x0f], pic[0x10], serial_hds[0], |
7fa9ae1a | 272 | serial_hds[1], ESCC_CLOCK, 4); |
2c9b15ca | 273 | memory_region_init_alias(escc_bar, NULL, "escc-bar", |
5b15f275 | 274 | escc_mem, 0, memory_region_size(escc_mem)); |
aae9366a | 275 | |
cb457d76 | 276 | for(i = 0; i < nb_nics; i++) |
29b358f9 | 277 | pci_nic_init_nofail(&nd_table[i], pci_bus, "ne2k_pci", NULL); |
0d913fdb | 278 | |
e4bcb14c | 279 | |
d8f94e1b | 280 | ide_drive_get(hd, ARRAY_SIZE(hd)); |
bd4524ed | 281 | |
d037834a | 282 | macio = pci_create(pci_bus, -1, TYPE_OLDWORLD_MACIO); |
07a7484e | 283 | dev = DEVICE(macio); |
45fa67fb | 284 | qdev_connect_gpio_out(dev, 0, pic[0x12]); /* CUDA */ |
14eefd0e AG |
285 | qdev_connect_gpio_out(dev, 1, pic[0x0D]); /* IDE-0 */ |
286 | qdev_connect_gpio_out(dev, 2, pic[0x02]); /* IDE-0 DMA */ | |
287 | qdev_connect_gpio_out(dev, 3, pic[0x0E]); /* IDE-1 */ | |
288 | qdev_connect_gpio_out(dev, 4, pic[0x03]); /* IDE-1 DMA */ | |
b981289c | 289 | qdev_prop_set_uint64(dev, "frequency", tbfreq); |
45fa67fb | 290 | macio_init(macio, pic_mem, escc_bar); |
07a7484e | 291 | |
07a7484e | 292 | macio_ide = MACIO_IDE(object_resolve_path_component(OBJECT(macio), |
14eefd0e | 293 | "ide[0]")); |
07a7484e AF |
294 | macio_ide_init_drives(macio_ide, hd); |
295 | ||
14eefd0e AG |
296 | macio_ide = MACIO_IDE(object_resolve_path_component(OBJECT(macio), |
297 | "ide[1]")); | |
298 | macio_ide_init_drives(macio_ide, &hd[MAX_IDE_DEVS]); | |
3cbee15b | 299 | |
293c867d AF |
300 | dev = DEVICE(object_resolve_path_component(OBJECT(macio), "cuda")); |
301 | adb_bus = qdev_get_child_bus(dev, "adb.0"); | |
302 | dev = qdev_create(adb_bus, TYPE_ADB_KEYBOARD); | |
2e4a7c9c | 303 | qdev_init_nofail(dev); |
293c867d | 304 | dev = qdev_create(adb_bus, TYPE_ADB_MOUSE); |
2e4a7c9c | 305 | qdev_init_nofail(dev); |
45fa67fb | 306 | |
094b287f | 307 | if (usb_enabled(false)) { |
afb9a60e | 308 | pci_create_simple(pci_bus, -1, "pci-ohci"); |
3cbee15b JM |
309 | } |
310 | ||
311 | if (graphic_depth != 15 && graphic_depth != 32 && graphic_depth != 8) | |
312 | graphic_depth = 15; | |
313 | ||
3cbee15b JM |
314 | /* No PCI init: the BIOS will do it */ |
315 | ||
66708822 | 316 | fw_cfg = fw_cfg_init_mem(CFG_ADDR, CFG_ADDR + 2); |
70db9222 | 317 | fw_cfg_add_i16(fw_cfg, FW_CFG_MAX_CPUS, (uint16_t)max_cpus); |
271dd5e0 BS |
318 | fw_cfg_add_i32(fw_cfg, FW_CFG_ID, 1); |
319 | fw_cfg_add_i64(fw_cfg, FW_CFG_RAM_SIZE, (uint64_t)ram_size); | |
320 | fw_cfg_add_i16(fw_cfg, FW_CFG_MACHINE_ID, ARCH_HEATHROW); | |
513f789f BS |
321 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_ADDR, kernel_base); |
322 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_SIZE, kernel_size); | |
323 | if (kernel_cmdline) { | |
b9e17a34 AG |
324 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, cmdline_base); |
325 | pstrcpy_targphys("cmdline", cmdline_base, TARGET_PAGE_SIZE, kernel_cmdline); | |
513f789f BS |
326 | } else { |
327 | fw_cfg_add_i32(fw_cfg, FW_CFG_KERNEL_CMDLINE, 0); | |
328 | } | |
329 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_ADDR, initrd_base); | |
330 | fw_cfg_add_i32(fw_cfg, FW_CFG_INITRD_SIZE, initrd_size); | |
331 | fw_cfg_add_i16(fw_cfg, FW_CFG_BOOT_DEVICE, ppc_boot_device); | |
7f1aec5f LV |
332 | |
333 | fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_WIDTH, graphic_width); | |
334 | fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_HEIGHT, graphic_height); | |
335 | fw_cfg_add_i16(fw_cfg, FW_CFG_PPC_DEPTH, graphic_depth); | |
336 | ||
45024f09 | 337 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_IS_KVM, kvm_enabled()); |
dc333cd6 AG |
338 | if (kvm_enabled()) { |
339 | #ifdef CONFIG_KVM | |
45024f09 AG |
340 | uint8_t *hypercall; |
341 | ||
7267c094 | 342 | hypercall = g_malloc(16); |
45024f09 AG |
343 | kvmppc_get_hypercall(env, hypercall, 16); |
344 | fw_cfg_add_bytes(fw_cfg, FW_CFG_PPC_KVM_HC, hypercall, 16); | |
345 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_KVM_PID, getpid()); | |
dc333cd6 | 346 | #endif |
dc333cd6 | 347 | } |
caae6c96 | 348 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_TBFREQ, tbfreq); |
a1014f25 | 349 | /* Mac OS X requires a "known good" clock-frequency value; pass it one. */ |
9d1c1283 BZ |
350 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_CLOCKFREQ, CLOCKFREQ); |
351 | fw_cfg_add_i32(fw_cfg, FW_CFG_PPC_BUSFREQ, BUSFREQ); | |
dc333cd6 | 352 | |
513f789f | 353 | qemu_register_boot_set(fw_cfg_boot_set, fw_cfg); |
3cbee15b JM |
354 | } |
355 | ||
277c7a4d AG |
356 | static int heathrow_kvm_type(const char *arg) |
357 | { | |
358 | /* Always force PR KVM */ | |
359 | return 2; | |
360 | } | |
361 | ||
f80f9ec9 | 362 | static QEMUMachine heathrow_machine = { |
4d7ca41e | 363 | .name = "g3beige", |
4b32e168 AL |
364 | .desc = "Heathrow based PowerMAC", |
365 | .init = ppc_heathrow_init, | |
3d878caa | 366 | .max_cpus = MAX_CPUS, |
46214a27 | 367 | #ifndef TARGET_PPC64 |
0c257437 | 368 | .is_default = 1, |
46214a27 | 369 | #endif |
c1654732 | 370 | .default_boot_order = "cd", /* TOFIX "cad" when Mac floppy is implemented */ |
277c7a4d | 371 | .kvm_type = heathrow_kvm_type, |
3cbee15b | 372 | }; |
f80f9ec9 AL |
373 | |
374 | static void heathrow_machine_init(void) | |
375 | { | |
376 | qemu_register_machine(&heathrow_machine); | |
377 | } | |
378 | ||
379 | machine_init(heathrow_machine_init); |