]>
Commit | Line | Data |
---|---|---|
94a420b1 SH |
1 | # Trace events for debugging and performance instrumentation |
2 | # | |
3 | # This file is processed by the tracetool script during the build. | |
4 | # | |
5 | # To add a new trace event: | |
6 | # | |
7 | # 1. Choose a name for the trace event. Declare its arguments and format | |
8 | # string. | |
9 | # | |
10 | # 2. Call the trace event from code using trace_##name, e.g. multiwrite_cb() -> | |
11 | # trace_multiwrite_cb(). The source file must #include "trace.h". | |
12 | # | |
13 | # Format of a trace event: | |
14 | # | |
1e2cf2bc | 15 | # [disable] <name>(<type1> <arg1>[, <type2> <arg2>] ...) "<format-string>" |
94a420b1 | 16 | # |
a74cd8cc | 17 | # Example: g_malloc(size_t size) "size %zu" |
94a420b1 | 18 | # |
1e2cf2bc | 19 | # The "disable" keyword will build without the trace event. |
1e2cf2bc | 20 | # |
94a420b1 SH |
21 | # The <name> must be a valid as a C function name. |
22 | # | |
23 | # Types should be standard C types. Use void * for pointers because the trace | |
24 | # system may not have the necessary headers included. | |
25 | # | |
26 | # The <format-string> should be a sprintf()-compatible format string. | |
cd245a19 | 27 | |
3ba00637 MA |
28 | # util/oslib-win32.c |
29 | # util/oslib-posix.c | |
47f08d7a | 30 | qemu_memalign(size_t alignment, size_t size, void *ptr) "alignment %zu size %zu ptr %p" |
6eebf958 | 31 | qemu_anon_ram_alloc(size_t size, void *ptr) "size %zu ptr %p" |
47f08d7a | 32 | qemu_vfree(void *ptr) "ptr %p" |
da4c1a7a | 33 | qemu_anon_ram_free(void *ptr, size_t size) "ptr %p size %zu" |
6d519a5f | 34 | |
3ba00637 | 35 | # hw/virtio/virtio.c |
47f08d7a LV |
36 | virtqueue_fill(void *vq, const void *elem, unsigned int len, unsigned int idx) "vq %p elem %p len %u idx %u" |
37 | virtqueue_flush(void *vq, unsigned int count) "vq %p count %u" | |
38 | virtqueue_pop(void *vq, void *elem, unsigned int in_num, unsigned int out_num) "vq %p elem %p in_num %u out_num %u" | |
39 | virtio_queue_notify(void *vdev, int n, void *vq) "vdev %p n %d vq %p" | |
40 | virtio_irq(void *vq) "vq %p" | |
41 | virtio_notify(void *vdev, void *vq) "vdev %p vq %p" | |
4e1837f8 | 42 | virtio_set_status(void *vdev, uint8_t val) "vdev %p val %u" |
64979a4d | 43 | |
4ac44580 AS |
44 | # hw/virtio/virtio-rng.c |
45 | virtio_rng_guest_not_ready(void *rng) "rng %p: guest not ready" | |
46 | virtio_rng_pushed(void *rng, size_t len) "rng %p: %zd bytes pushed" | |
47 | virtio_rng_request(void *rng, size_t size, unsigned quota) "rng %p: %zd bytes requested, %u bytes quota left" | |
48 | ||
3ba00637 | 49 | # hw/char/virtio-serial-bus.c |
47f08d7a LV |
50 | virtio_serial_send_control_event(unsigned int port, uint16_t event, uint16_t value) "port %u, event %u, value %u" |
51 | virtio_serial_throttle_port(unsigned int port, bool throttle) "port %u, throttle %d" | |
52 | virtio_serial_handle_control_message(uint16_t event, uint16_t value) "event %u, value %u" | |
53 | virtio_serial_handle_control_message_port(unsigned int port) "port %u" | |
49e3fdd7 | 54 | |
3ba00637 | 55 | # hw/char/virtio-console.c |
47f08d7a LV |
56 | virtio_console_flush_buf(unsigned int port, size_t len, ssize_t ret) "port %u, in_len %zu, out_len %zd" |
57 | virtio_console_chr_read(unsigned int port, int size) "port %u, size %d" | |
58 | virtio_console_chr_event(unsigned int port, int event) "port %u, event %d" | |
d02e4fa4 | 59 | |
6d519a5f | 60 | # block.c |
28dcee10 | 61 | bdrv_open_common(void *bs, const char *filename, int flags, const char *format_name) "bs %p filename \"%s\" flags %#x format_name \"%s\"" |
47f08d7a LV |
62 | multiwrite_cb(void *mcb, int ret) "mcb %p ret %d" |
63 | bdrv_aio_multiwrite(void *mcb, int num_callbacks, int num_reqs) "mcb %p num_callbacks %d num_reqs %d" | |
4265d620 | 64 | bdrv_aio_discard(void *bs, int64_t sector_num, int nb_sectors, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d opaque %p" |
47f08d7a LV |
65 | bdrv_aio_flush(void *bs, void *opaque) "bs %p opaque %p" |
66 | bdrv_aio_readv(void *bs, int64_t sector_num, int nb_sectors, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d opaque %p" | |
67 | bdrv_aio_writev(void *bs, int64_t sector_num, int nb_sectors, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d opaque %p" | |
d5ef94d4 | 68 | bdrv_aio_write_zeroes(void *bs, int64_t sector_num, int nb_sectors, int flags, void *opaque) "bs %p sector_num %"PRId64" nb_sectors %d flags %#x opaque %p" |
025e849a | 69 | bdrv_lock_medium(void *bs, bool locked) "bs %p locked %d" |
47f08d7a | 70 | bdrv_co_readv(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d" |
470c0504 | 71 | bdrv_co_copy_on_readv(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d" |
47f08d7a | 72 | bdrv_co_writev(void *bs, int64_t sector_num, int nb_sector) "bs %p sector_num %"PRId64" nb_sectors %d" |
94d6ff21 | 73 | bdrv_co_write_zeroes(void *bs, int64_t sector_num, int nb_sector, int flags) "bs %p sector_num %"PRId64" nb_sectors %d flags %#x" |
59370aaa | 74 | bdrv_co_io_em(void *bs, int64_t sector_num, int nb_sectors, int is_write, void *acb) "bs %p sector_num %"PRId64" nb_sectors %d is_write %d acb %p" |
470c0504 | 75 | bdrv_co_do_copy_on_readv(void *bs, int64_t sector_num, int nb_sectors, int64_t cluster_sector_num, int cluster_nb_sectors) "bs %p sector_num %"PRId64" nb_sectors %d cluster_sector_num %"PRId64" cluster_nb_sectors %d" |
6d519a5f | 76 | |
4f1043b4 SH |
77 | # block/stream.c |
78 | stream_one_iteration(void *s, int64_t sector_num, int nb_sectors, int is_allocated) "s %p sector_num %"PRId64" nb_sectors %d is_allocated %d" | |
79 | stream_start(void *bs, void *base, void *s, void *co, void *opaque) "bs %p base %p s %p co %p opaque %p" | |
3ba00637 MA |
80 | |
81 | # block/commit.c | |
747ff602 JC |
82 | commit_one_iteration(void *s, int64_t sector_num, int nb_sectors, int is_allocated) "s %p sector_num %"PRId64" nb_sectors %d is_allocated %d" |
83 | commit_start(void *bs, void *base, void *top, void *s, void *co, void *opaque) "bs %p base %p top %p s %p co %p opaque %p" | |
4f1043b4 | 84 | |
893f7eba PB |
85 | # block/mirror.c |
86 | mirror_start(void *bs, void *s, void *co, void *opaque) "bs %p s %p co %p opaque %p" | |
8f0720ec | 87 | mirror_restart_iter(void *s, int64_t cnt) "s %p dirty count %"PRId64 |
893f7eba PB |
88 | mirror_before_flush(void *s) "s %p" |
89 | mirror_before_drain(void *s, int64_t cnt) "s %p dirty count %"PRId64 | |
cc8c9d6c | 90 | mirror_before_sleep(void *s, int64_t cnt, int synced, uint64_t delay_ns) "s %p dirty count %"PRId64" synced %d delay %"PRIu64"ns" |
893f7eba | 91 | mirror_one_iteration(void *s, int64_t sector_num, int nb_sectors) "s %p sector_num %"PRId64" nb_sectors %d" |
bd48bde8 | 92 | mirror_iteration_done(void *s, int64_t sector_num, int nb_sectors, int ret) "s %p sector_num %"PRId64" nb_sectors %d ret %d" |
402a4741 PB |
93 | mirror_yield(void *s, int64_t cnt, int buf_free_count, int in_flight) "s %p dirty count %"PRId64" free buffers %d in_flight %d" |
94 | mirror_yield_in_flight(void *s, int64_t sector_num, int in_flight) "s %p sector_num %"PRId64" in_flight %d" | |
95 | mirror_yield_buf_busy(void *s, int nb_chunks, int in_flight) "s %p requested chunks %d in_flight %d" | |
884fea4e | 96 | mirror_break_buf_busy(void *s, int nb_chunks, int in_flight) "s %p requested chunks %d in_flight %d" |
4f1043b4 | 97 | |
98d2c6f2 DM |
98 | # block/backup.c |
99 | backup_do_cow_enter(void *job, int64_t start, int64_t sector_num, int nb_sectors) "job %p start %"PRId64" sector_num %"PRId64" nb_sectors %d" | |
100 | backup_do_cow_return(void *job, int64_t sector_num, int nb_sectors, int ret) "job %p sector_num %"PRId64" nb_sectors %d ret %d" | |
101 | backup_do_cow_skip(void *job, int64_t start) "job %p start %"PRId64 | |
102 | backup_do_cow_process(void *job, int64_t start) "job %p start %"PRId64 | |
103 | backup_do_cow_read_fail(void *job, int64_t start, int ret) "job %p start %"PRId64" ret %d" | |
104 | backup_do_cow_write_fail(void *job, int64_t start, int ret) "job %p start %"PRId64" ret %d" | |
105 | ||
12bd451f | 106 | # blockdev.c |
370521a1 | 107 | qmp_block_job_cancel(void *job) "job %p" |
6e37fb81 PB |
108 | qmp_block_job_pause(void *job) "job %p" |
109 | qmp_block_job_resume(void *job) "job %p" | |
aeae883b | 110 | qmp_block_job_complete(void *job) "job %p" |
9abf2dba | 111 | block_job_cb(void *bs, void *job, int ret) "bs %p job %p ret %d" |
12bd451f SH |
112 | qmp_block_stream(void *bs, void *job) "bs %p job %p" |
113 | ||
3ba00637 | 114 | # hw/block/virtio-blk.c |
47f08d7a LV |
115 | virtio_blk_req_complete(void *req, int status) "req %p status %d" |
116 | virtio_blk_rw_complete(void *req, int ret) "req %p ret %d" | |
117 | virtio_blk_handle_write(void *req, uint64_t sector, size_t nsectors) "req %p sector %"PRIu64" nsectors %zu" | |
81b6b9fa | 118 | virtio_blk_handle_read(void *req, uint64_t sector, size_t nsectors) "req %p sector %"PRIu64" nsectors %zu" |
95f7142a | 119 | virtio_blk_submit_multireq(void *mrb, int start, int num_reqs, uint64_t sector, size_t nsectors, bool is_write) "mrb %p start %d num_reqs %d sector %"PRIu64" nsectors %zu is_write %d" |
6d519a5f | 120 | |
3ba00637 | 121 | # hw/block/dataplane/virtio-blk.c |
e72f66a0 SH |
122 | virtio_blk_data_plane_start(void *s) "dataplane %p" |
123 | virtio_blk_data_plane_stop(void *s) "dataplane %p" | |
124 | virtio_blk_data_plane_process_request(void *s, unsigned int out_num, unsigned int in_num, unsigned int head) "dataplane %p out_num %u in_num %u head %u" | |
e72f66a0 | 125 | |
3ba00637 | 126 | # hw/virtio/dataplane/vring.c |
88807f89 SH |
127 | vring_setup(uint64_t physical, void *desc, void *avail, void *used) "vring physical %#"PRIx64" desc %p avail %p used %p" |
128 | ||
d354c7ec | 129 | # thread-pool.c |
b811203c SH |
130 | thread_pool_submit(void *pool, void *req, void *opaque) "pool %p req %p opaque %p" |
131 | thread_pool_complete(void *pool, void *req, void *opaque, int ret) "pool %p req %p opaque %p ret %d" | |
d354c7ec PB |
132 | thread_pool_cancel(void *req, void *opaque) "req %p opaque %p" |
133 | ||
3ba00637 MA |
134 | # block/raw-win32.c |
135 | # block/raw-posix.c | |
260a82e5 | 136 | paio_submit_co(int64_t sector_num, int nb_sectors, int type) "sector_num %"PRId64" nb_sectors %d type %d" |
47f08d7a | 137 | paio_submit(void *acb, void *opaque, int64_t sector_num, int nb_sectors, int type) "acb %p opaque %p sector_num %"PRId64" nb_sectors %d type %d" |
bd3c9aa5 PS |
138 | |
139 | # ioport.c | |
47f08d7a LV |
140 | cpu_in(unsigned int addr, unsigned int val) "addr %#x value %u" |
141 | cpu_out(unsigned int addr, unsigned int val) "addr %#x value %u" | |
62dd89de PS |
142 | |
143 | # balloon.c | |
144 | # Since requests are raised via monitor, not many tracepoints are needed. | |
47f08d7a | 145 | balloon_event(void *opaque, unsigned long addr) "opaque %p addr %lu" |
d8023f31 | 146 | |
3ba00637 | 147 | # hw/intc/apic_common.c |
689d7e2f SH |
148 | cpu_set_apic_base(uint64_t val) "%016"PRIx64 |
149 | cpu_get_apic_base(uint64_t val) "%016"PRIx64 | |
d8023f31 | 150 | # coalescing |
343270ea | 151 | apic_report_irq_delivered(int apic_irq_delivered) "coalescing %d" |
47f08d7a LV |
152 | apic_reset_irq_delivered(int apic_irq_delivered) "old coalescing %d" |
153 | apic_get_irq_delivered(int apic_irq_delivered) "returning coalescing %d" | |
97bf4851 | 154 | |
3ba00637 MA |
155 | # hw/intc/apic.c |
156 | apic_local_deliver(int vector, uint32_t lvt) "vector %d delivery mode %d" | |
157 | apic_deliver_irq(uint8_t dest, uint8_t dest_mode, uint8_t delivery_mode, uint8_t vector_num, uint8_t trigger_mode) "dest %d dest_mode %d delivery_mode %d vector %d trigger_mode %d" | |
158 | apic_mem_readl(uint64_t addr, uint32_t val) "%"PRIx64" = %08x" | |
159 | apic_mem_writel(uint64_t addr, uint32_t val) "%"PRIx64" = %08x" | |
160 | ||
161 | # hw/audio/cs4231.c | |
47f08d7a LV |
162 | cs4231_mem_readl_dreg(uint32_t reg, uint32_t ret) "read dreg %d: 0x%02x" |
163 | cs4231_mem_readl_reg(uint32_t reg, uint32_t ret) "read reg %d: 0x%08x" | |
164 | cs4231_mem_writel_reg(uint32_t reg, uint32_t old, uint32_t val) "write reg %d: 0x%08x -> 0x%08x" | |
165 | cs4231_mem_writel_dreg(uint32_t reg, uint32_t old, uint32_t val) "write dreg %d: 0x%02x -> 0x%02x" | |
97bf4851 | 166 | |
3ba00637 | 167 | # hw/nvram/ds1225y.c |
47f08d7a LV |
168 | nvram_read(uint32_t addr, uint32_t ret) "read addr %d: 0x%02x" |
169 | nvram_write(uint32_t addr, uint32_t old, uint32_t val) "write addr %d: 0x%02x -> 0x%02x" | |
d43ed9ec | 170 | |
3ba00637 | 171 | # hw/misc/eccmemctl.c |
47f08d7a LV |
172 | ecc_mem_writel_mer(uint32_t val) "Write memory enable %08x" |
173 | ecc_mem_writel_mdr(uint32_t val) "Write memory delay %08x" | |
174 | ecc_mem_writel_mfsr(uint32_t val) "Write memory fault status %08x" | |
175 | ecc_mem_writel_vcr(uint32_t val) "Write slot configuration %08x" | |
176 | ecc_mem_writel_dr(uint32_t val) "Write diagnostic %08x" | |
177 | ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 %08x" | |
178 | ecc_mem_writel_ecr1(uint32_t val) "Write event count 2 %08x" | |
179 | ecc_mem_readl_mer(uint32_t ret) "Read memory enable %08x" | |
180 | ecc_mem_readl_mdr(uint32_t ret) "Read memory delay %08x" | |
181 | ecc_mem_readl_mfsr(uint32_t ret) "Read memory fault status %08x" | |
182 | ecc_mem_readl_vcr(uint32_t ret) "Read slot configuration %08x" | |
183 | ecc_mem_readl_mfar0(uint32_t ret) "Read memory fault address 0 %08x" | |
184 | ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 %08x" | |
185 | ecc_mem_readl_dr(uint32_t ret) "Read diagnostic %08x" | |
186 | ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 %08x" | |
187 | ecc_mem_readl_ecr1(uint32_t ret) "Read event count 2 %08x" | |
188 | ecc_diag_mem_writeb(uint64_t addr, uint32_t val) "Write diagnostic %"PRId64" = %02x" | |
189 | ecc_diag_mem_readb(uint64_t addr, uint32_t ret) "Read diagnostic %"PRId64"= %02x" | |
97bf4851 | 190 | |
3ba00637 | 191 | # hw/nvram/fw_cfg.c |
f6e35343 MA |
192 | fw_cfg_write(void *s, uint8_t value) "%p %d" |
193 | fw_cfg_select(void *s, uint16_t key, int ret) "%p key %d = %d" | |
194 | fw_cfg_read(void *s, uint8_t ret) "%p = %d" | |
195 | fw_cfg_add_file_dupe(void *s, char *name) "%p %s" | |
089da572 | 196 | fw_cfg_add_file(void *s, int index, char *name, size_t len) "%p #%d: %s (%zd bytes)" |
f6e35343 | 197 | |
3ba00637 | 198 | # hw/block/hd-geometry.c |
4be74634 MA |
199 | hd_geometry_lchs_guess(void *blk, int cyls, int heads, int secs) "blk %p LCHS %d %d %d" |
200 | hd_geometry_guess(void *blk, uint32_t cyls, uint32_t heads, uint32_t secs, int trans) "blk %p CHS %u %u %u trans %d" | |
31f7eedf | 201 | |
3ba00637 | 202 | # hw/display/jazz_led.c |
63b9932d HP |
203 | jazz_led_read(uint64_t addr, uint8_t val) "read addr=0x%"PRIx64": 0x%x" |
204 | jazz_led_write(uint64_t addr, uint8_t new) "write addr=0x%"PRIx64": 0x%x" | |
205 | ||
91043dad DK |
206 | # hw/display/xenfb.c |
207 | xenfb_mouse_event(void *opaque, int dx, int dy, int dz, int button_state, int abs_pointer_wanted) "%p x %d y %d z %d bs %#x abs %d" | |
208 | xenfb_input_connected(void *xendev, int abs_pointer_wanted) "%p abs %d" | |
209 | ||
3ba00637 | 210 | # hw/net/lance.c |
47f08d7a LV |
211 | lance_mem_readw(uint64_t addr, uint32_t ret) "addr=%"PRIx64"val=0x%04x" |
212 | lance_mem_writew(uint64_t addr, uint32_t val) "addr=%"PRIx64"val=0x%04x" | |
97bf4851 | 213 | |
3ba00637 | 214 | # hw/intc/slavio_intctl.c |
47f08d7a LV |
215 | slavio_intctl_mem_readl(uint32_t cpu, uint64_t addr, uint32_t ret) "read cpu %d reg 0x%"PRIx64" = %x" |
216 | slavio_intctl_mem_writel(uint32_t cpu, uint64_t addr, uint32_t val) "write cpu %d reg 0x%"PRIx64" = %x" | |
217 | slavio_intctl_mem_writel_clear(uint32_t cpu, uint32_t val, uint32_t intreg_pending) "Cleared cpu %d irq mask %x, curmask %x" | |
218 | slavio_intctl_mem_writel_set(uint32_t cpu, uint32_t val, uint32_t intreg_pending) "Set cpu %d irq mask %x, curmask %x" | |
219 | slavio_intctlm_mem_readl(uint64_t addr, uint32_t ret) "read system reg 0x%"PRIx64" = %x" | |
220 | slavio_intctlm_mem_writel(uint64_t addr, uint32_t val) "write system reg 0x%"PRIx64" = %x" | |
221 | slavio_intctlm_mem_writel_enable(uint32_t val, uint32_t intregm_disabled) "Enabled master irq mask %x, curmask %x" | |
222 | slavio_intctlm_mem_writel_disable(uint32_t val, uint32_t intregm_disabled) "Disabled master irq mask %x, curmask %x" | |
223 | slavio_intctlm_mem_writel_target(uint32_t cpu) "Set master irq cpu %d" | |
224 | slavio_check_interrupts(uint32_t pending, uint32_t intregm_disabled) "pending %x disabled %x" | |
225 | slavio_set_irq(uint32_t target_cpu, int irq, uint32_t pil, int level) "Set cpu %d irq %d -> pil %d level %d" | |
226 | slavio_set_timer_irq_cpu(int cpu, int level) "Set cpu %d local timer level %d" | |
97bf4851 | 227 | |
5edab03d DK |
228 | # hw/input/ps2.c |
229 | ps2_put_keycode(void *opaque, int keycode) "%p keycode %d" | |
230 | ps2_read_data(void *opaque) "%p" | |
231 | ps2_set_ledstate(void *s, int ledstate) "%p ledstate %d" | |
232 | ps2_reset_keyboard(void *s) "%p" | |
233 | ps2_write_keyboard(void *opaque, int val) "%p val %d" | |
234 | ps2_keyboard_set_translation(void *opaque, int mode) "%p mode %d" | |
235 | ps2_mouse_send_packet(void *s, int dx1, int dy1, int dz1, int b) "%p x %d y %d z %d bs %#x" | |
236 | ps2_mouse_event_disabled(void *opaque, int dx, int dy, int dz, int buttons_state, int mouse_dx, int mouse_dy, int mouse_dz) "%p x %d y %d z %d bs %#x mx %d my %d mz %d " | |
237 | ps2_mouse_event(void *opaque, int dx, int dy, int dz, int buttons_state, int mouse_dx, int mouse_dy, int mouse_dz) "%p x %d y %d z %d bs %#x mx %d my %d mz %d " | |
238 | ps2_mouse_fake_event(void *opaque) "%p" | |
239 | ps2_write_mouse(void *opaque, int val) "%p val %d" | |
240 | ps2_kbd_reset(void *opaque) "%p" | |
241 | ps2_mouse_reset(void *opaque) "%p" | |
242 | ps2_kbd_init(void *s) "%p" | |
243 | ps2_mouse_init(void *s) "%p" | |
244 | ||
3ba00637 | 245 | # hw/misc/slavio_misc.c |
47f08d7a LV |
246 | slavio_misc_update_irq_raise(void) "Raise IRQ" |
247 | slavio_misc_update_irq_lower(void) "Lower IRQ" | |
248 | slavio_set_power_fail(int power_failing, uint8_t config) "Power fail: %d, config: %d" | |
249 | slavio_cfg_mem_writeb(uint32_t val) "Write config %02x" | |
250 | slavio_cfg_mem_readb(uint32_t ret) "Read config %02x" | |
251 | slavio_diag_mem_writeb(uint32_t val) "Write diag %02x" | |
252 | slavio_diag_mem_readb(uint32_t ret) "Read diag %02x" | |
253 | slavio_mdm_mem_writeb(uint32_t val) "Write modem control %02x" | |
254 | slavio_mdm_mem_readb(uint32_t ret) "Read modem control %02x" | |
255 | slavio_aux1_mem_writeb(uint32_t val) "Write aux1 %02x" | |
256 | slavio_aux1_mem_readb(uint32_t ret) "Read aux1 %02x" | |
257 | slavio_aux2_mem_writeb(uint32_t val) "Write aux2 %02x" | |
258 | slavio_aux2_mem_readb(uint32_t ret) "Read aux2 %02x" | |
259 | apc_mem_writeb(uint32_t val) "Write power management %02x" | |
260 | apc_mem_readb(uint32_t ret) "Read power management %02x" | |
261 | slavio_sysctrl_mem_writel(uint32_t val) "Write system control %08x" | |
262 | slavio_sysctrl_mem_readl(uint32_t ret) "Read system control %08x" | |
263 | slavio_led_mem_writew(uint32_t val) "Write diagnostic LED %04x" | |
264 | slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED %04x" | |
97bf4851 | 265 | |
3ba00637 | 266 | # hw/timer/slavio_timer.c |
47f08d7a LV |
267 | slavio_timer_get_out(uint64_t limit, uint32_t counthigh, uint32_t count) "limit %"PRIx64" count %x%08x" |
268 | slavio_timer_irq(uint32_t counthigh, uint32_t count) "callback: count %x%08x" | |
689d7e2f | 269 | slavio_timer_mem_readl_invalid(uint64_t addr) "invalid read address %"PRIx64 |
47f08d7a LV |
270 | slavio_timer_mem_readl(uint64_t addr, uint32_t ret) "read %"PRIx64" = %08x" |
271 | slavio_timer_mem_writel(uint64_t addr, uint32_t val) "write %"PRIx64" = %08x" | |
689d7e2f | 272 | slavio_timer_mem_writel_limit(unsigned int timer_index, uint64_t count) "processor %d user timer set to %016"PRIx64 |
47f08d7a LV |
273 | slavio_timer_mem_writel_counter_invalid(void) "not user timer" |
274 | slavio_timer_mem_writel_status_start(unsigned int timer_index) "processor %d user timer started" | |
275 | slavio_timer_mem_writel_status_stop(unsigned int timer_index) "processor %d user timer stopped" | |
276 | slavio_timer_mem_writel_mode_user(unsigned int timer_index) "processor %d changed from counter to user timer" | |
277 | slavio_timer_mem_writel_mode_counter(unsigned int timer_index) "processor %d changed from user timer to counter" | |
278 | slavio_timer_mem_writel_mode_invalid(void) "not system timer" | |
689d7e2f | 279 | slavio_timer_mem_writel_invalid(uint64_t addr) "invalid write address %"PRIx64 |
97bf4851 | 280 | |
3ba00637 | 281 | # hw/dma/sparc32_dma.c |
689d7e2f SH |
282 | ledma_memory_read(uint64_t addr) "DMA read addr 0x%"PRIx64 |
283 | ledma_memory_write(uint64_t addr) "DMA write addr 0x%"PRIx64 | |
47f08d7a LV |
284 | sparc32_dma_set_irq_raise(void) "Raise IRQ" |
285 | sparc32_dma_set_irq_lower(void) "Lower IRQ" | |
286 | espdma_memory_read(uint32_t addr) "DMA read addr 0x%08x" | |
287 | espdma_memory_write(uint32_t addr) "DMA write addr 0x%08x" | |
288 | sparc32_dma_mem_readl(uint64_t addr, uint32_t ret) "read dmareg %"PRIx64": 0x%08x" | |
289 | sparc32_dma_mem_writel(uint64_t addr, uint32_t old, uint32_t val) "write dmareg %"PRIx64": 0x%08x -> 0x%08x" | |
290 | sparc32_dma_enable_raise(void) "Raise DMA enable" | |
291 | sparc32_dma_enable_lower(void) "Lower DMA enable" | |
97bf4851 | 292 | |
3ba00637 | 293 | # hw/sparc/sun4m.c |
47f08d7a LV |
294 | sun4m_cpu_interrupt(unsigned int level) "Set CPU IRQ %d" |
295 | sun4m_cpu_reset_interrupt(unsigned int level) "Reset CPU IRQ %d" | |
296 | sun4m_cpu_set_irq_raise(int level) "Raise CPU IRQ %d" | |
297 | sun4m_cpu_set_irq_lower(int level) "Lower CPU IRQ %d" | |
97bf4851 | 298 | |
3ba00637 | 299 | # hw/dma/sun4m_iommu.c |
47f08d7a LV |
300 | sun4m_iommu_mem_readl(uint64_t addr, uint32_t ret) "read reg[%"PRIx64"] = %x" |
301 | sun4m_iommu_mem_writel(uint64_t addr, uint32_t val) "write reg[%"PRIx64"] = %x" | |
689d7e2f | 302 | sun4m_iommu_mem_writel_ctrl(uint64_t iostart) "iostart = %"PRIx64 |
47f08d7a LV |
303 | sun4m_iommu_mem_writel_tlbflush(uint32_t val) "tlb flush %x" |
304 | sun4m_iommu_mem_writel_pgflush(uint32_t val) "page flush %x" | |
305 | sun4m_iommu_page_get_flags(uint64_t pa, uint64_t iopte, uint32_t ret) "get flags addr %"PRIx64" => pte %"PRIx64", *pte = %x" | |
306 | sun4m_iommu_translate_pa(uint64_t addr, uint64_t pa, uint32_t iopte) "xlate dva %"PRIx64" => pa %"PRIx64" iopte = %x" | |
689d7e2f | 307 | sun4m_iommu_bad_addr(uint64_t addr) "bad addr %"PRIx64 |
94b0b5ff | 308 | |
f1ae32a1 | 309 | # hw/usb/core.c |
808aeb98 | 310 | usb_packet_state_change(int bus, const char *port, int ep, void *p, const char *o, const char *n) "bus %d, port %s, ep %d, packet %p, state %s -> %s" |
5ac2731c | 311 | usb_packet_state_fault(int bus, const char *port, int ep, void *p, const char *o, const char *n) "bus %d, port %s, ep %d, packet %p, state %s, expected %s" |
808aeb98 | 312 | |
f1ae32a1 | 313 | # hw/usb/bus.c |
891fb2cd | 314 | usb_port_claim(int bus, const char *port) "bus %d, port %s" |
3b7e759a | 315 | usb_port_attach(int bus, const char *port, const char *devspeed, const char *portspeed) "bus %d, port %s, devspeed %s, portspeed %s" |
891fb2cd GH |
316 | usb_port_detach(int bus, const char *port) "bus %d, port %s" |
317 | usb_port_release(int bus, const char *port) "bus %d, port %s" | |
318 | ||
dc1f5988 AK |
319 | # hw/usb/hcd-ohci.c |
320 | usb_ohci_iso_td_read_failed(uint32_t addr) "ISO_TD read error at %x" | |
bc0d104c | 321 | usb_ohci_iso_td_head(uint32_t head, uint32_t tail, uint32_t flags, uint32_t bp, uint32_t next, uint32_t be, uint32_t framenum, uint32_t startframe, uint32_t framecount, int rel_frame_num) "ISO_TD ED head 0x%.8x tailp 0x%.8x\n0x%.8x 0x%.8x 0x%.8x 0x%.8x\nframe_number 0x%.8x starting_frame 0x%.8x\nframe_count 0x%.8x relative %d" |
3af8f177 | 322 | usb_ohci_iso_td_head_offset(uint32_t o0, uint32_t o1, uint32_t o2, uint32_t o3, uint32_t o4, uint32_t o5, uint32_t o6, uint32_t o7) "0x%.8x 0x%.8x 0x%.8x 0x%.8x 0x%.8x 0x%.8x 0x%.8x 0x%.8x" |
dc1f5988 AK |
323 | usb_ohci_iso_td_relative_frame_number_neg(int rel) "ISO_TD R=%d < 0" |
324 | usb_ohci_iso_td_relative_frame_number_big(int rel, int count) "ISO_TD R=%d > FC=%d" | |
325 | usb_ohci_iso_td_bad_direction(int dir) "Bad direction %d" | |
326 | usb_ohci_iso_td_bad_bp_be(uint32_t bp, uint32_t be) "ISO_TD bp 0x%.8x be 0x%.8x" | |
327 | usb_ohci_iso_td_bad_cc_not_accessed(uint32_t start, uint32_t next) "ISO_TD cc != not accessed 0x%.8x 0x%.8x" | |
328 | usb_ohci_iso_td_bad_cc_overrun(uint32_t start, uint32_t next) "ISO_TD start_offset=0x%.8x > next_offset=0x%.8x" | |
329 | usb_ohci_iso_td_so(uint32_t so, uint32_t eo, uint32_t s, uint32_t e, const char *str, ssize_t len, int ret) "0x%.8x eo 0x%.8x\nsa 0x%.8x ea 0x%.8x\ndir %s len %zu ret %d" | |
330 | usb_ohci_iso_td_data_overrun(int ret, ssize_t len) "DataOverrun %d > %zu" | |
331 | usb_ohci_iso_td_data_underrun(int ret) "DataUnderrun %d" | |
332 | usb_ohci_iso_td_nak(int ret) "got NAK/STALL %d" | |
333 | usb_ohci_iso_td_bad_response(int ret) "Bad device response %d" | |
334 | usb_ohci_port_attach(int index) "port #%d" | |
335 | usb_ohci_port_detach(int index) "port #%d" | |
336 | usb_ohci_port_wakeup(int index) "port #%d" | |
337 | usb_ohci_port_suspend(int index) "port #%d" | |
338 | usb_ohci_port_reset(int index) "port #%d" | |
339 | usb_ohci_remote_wakeup(const char *s) "%s: SUSPEND->RESUME" | |
340 | usb_ohci_reset(const char *s) "%s" | |
341 | usb_ohci_start(const char *s) "%s: USB Operational" | |
342 | usb_ohci_resume(const char *s) "%s: USB Resume" | |
343 | usb_ohci_stop(const char *s) "%s: USB Suspended" | |
344 | usb_ohci_exit(const char *s) "%s" | |
345 | usb_ohci_set_ctl(const char *s, uint32_t new_state) "%s: new state 0x%x" | |
346 | usb_ohci_td_underrun(void) "" | |
347 | usb_ohci_td_dev_error(void) "" | |
348 | usb_ohci_td_nak(void) "" | |
349 | usb_ohci_td_stall(void) "" | |
350 | usb_ohci_td_babble(void) "" | |
351 | usb_ohci_td_bad_device_response(int rc) "%d" | |
352 | usb_ohci_td_read_error(uint32_t addr) "TD read error at %x" | |
353 | usb_ohci_td_bad_direction(int dir) "Bad direction %d" | |
354 | usb_ohci_td_skip_async(void) "" | |
355 | usb_ohci_td_pkt_hdr(uint32_t addr, int64_t pktlen, int64_t len, const char *s, int flag_r, uint32_t cbp, uint32_t be) " TD @ 0x%.8x %" PRId64 " of %" PRId64 " bytes %s r=%d cbp=0x%.8x be=0x%.8x" | |
356 | usb_ohci_td_pkt_short(const char *dir, const char *buf) "%s data: %s" | |
357 | usb_ohci_td_pkt_full(const char *dir, const char *buf) "%s data: %s" | |
358 | usb_ohci_td_too_many_pending(void) "" | |
359 | usb_ohci_td_packet_status(int status) "status=%d" | |
360 | usb_ohci_ed_read_error(uint32_t addr) "ED read error at %x" | |
3af8f177 AK |
361 | usb_ohci_ed_pkt(uint32_t cur, int h, int c, uint32_t head, uint32_t tail, uint32_t next) "ED @ 0x%.8x h=%u c=%u\n head=0x%.8x tailp=0x%.8x next=0x%.8x" |
362 | usb_ohci_ed_pkt_flags(uint32_t fa, uint32_t en, uint32_t d, int s, int k, int f, uint32_t mps) "fa=%u en=%u d=%u s=%u k=%u f=%u mps=%u" | |
dc1f5988 AK |
363 | usb_ohci_hcca_read_error(uint32_t addr) "HCCA read error at %x" |
364 | usb_ohci_mem_read_unaligned(uint32_t addr) "at %x" | |
365 | usb_ohci_mem_read_bad_offset(uint32_t addr) "%x" | |
366 | usb_ohci_mem_write_unaligned(uint32_t addr) "at %x" | |
367 | usb_ohci_mem_write_bad_offset(uint32_t addr) "%x" | |
368 | usb_ohci_process_lists(uint32_t head, uint32_t cur) "head %x, cur %x" | |
369 | usb_ohci_bus_eof_timer_failed(const char *name) "%s: timer_new_ns failed" | |
370 | usb_ohci_set_frame_interval(const char *name, uint16_t fi_x, uint16_t fi_u) "%s: FrameInterval = 0x%x (%u)" | |
371 | usb_ohci_hub_power_up(void) "powered up all ports" | |
372 | usb_ohci_hub_power_down(void) "powered down all ports" | |
373 | usb_ohci_init_time(int64_t frametime, int64_t bittime) "usb_bit_time=%" PRId64 " usb_frame_time=%" PRId64 | |
374 | usb_ohci_die(void) "" | |
375 | usb_ohci_async_complete(void) "" | |
376 | ||
f1ae32a1 | 377 | # hw/usb/hcd-ehci.c |
47f08d7a | 378 | usb_ehci_reset(void) "=== RESET ===" |
d733f74c | 379 | usb_ehci_unrealize(void) "=== UNREALIZE ===" |
3e4f910c GH |
380 | usb_ehci_opreg_read(uint32_t addr, const char *str, uint32_t val) "rd mmio %04x [%s] = %x" |
381 | usb_ehci_opreg_write(uint32_t addr, const char *str, uint32_t val) "wr mmio %04x [%s] = %x" | |
382 | usb_ehci_opreg_change(uint32_t addr, const char *str, uint32_t new, uint32_t old) "ch mmio %04x [%s] = %x (old: %x)" | |
383 | usb_ehci_portsc_read(uint32_t addr, uint32_t port, uint32_t val) "rd mmio %04x [port %d] = %x" | |
384 | usb_ehci_portsc_write(uint32_t addr, uint32_t port, uint32_t val) "wr mmio %04x [port %d] = %x" | |
385 | usb_ehci_portsc_change(uint32_t addr, uint32_t port, uint32_t new, uint32_t old) "ch mmio %04x [port %d] = %x (old: %x)" | |
47f08d7a LV |
386 | usb_ehci_usbsts(const char *sts, int state) "usbsts %s %d" |
387 | usb_ehci_state(const char *schedule, const char *state) "%s schedule %s" | |
388 | usb_ehci_qh_ptrs(void *q, uint32_t addr, uint32_t nxt, uint32_t c_qtd, uint32_t n_qtd, uint32_t a_qtd) "q %p - QH @ %08x: next %08x qtds %08x,%08x,%08x" | |
389 | usb_ehci_qh_fields(uint32_t addr, int rl, int mplen, int eps, int ep, int devaddr) "QH @ %08x - rl %d, mplen %d, eps %d, ep %d, dev %d" | |
390 | usb_ehci_qh_bits(uint32_t addr, int c, int h, int dtc, int i) "QH @ %08x - c %d, h %d, dtc %d, i %d" | |
391 | usb_ehci_qtd_ptrs(void *q, uint32_t addr, uint32_t nxt, uint32_t altnext) "q %p - QTD @ %08x: next %08x altnext %08x" | |
392 | usb_ehci_qtd_fields(uint32_t addr, int tbytes, int cpage, int cerr, int pid) "QTD @ %08x - tbytes %d, cpage %d, cerr %d, pid %d" | |
393 | usb_ehci_qtd_bits(uint32_t addr, int ioc, int active, int halt, int babble, int xacterr) "QTD @ %08x - ioc %d, active %d, halt %d, babble %d, xacterr %d" | |
394 | usb_ehci_itd(uint32_t addr, uint32_t nxt, uint32_t mplen, uint32_t mult, uint32_t ep, uint32_t devaddr) "ITD @ %08x: next %08x - mplen %d, mult %d, ep %d, dev %d" | |
2fe80192 | 395 | usb_ehci_sitd(uint32_t addr, uint32_t nxt, uint32_t active) "ITD @ %08x: next %08x - active %d" |
30e9d412 GH |
396 | usb_ehci_port_attach(uint32_t port, const char *owner, const char *device) "attach port #%d, owner %s, device %s" |
397 | usb_ehci_port_detach(uint32_t port, const char *owner) "detach port #%d, owner %s" | |
47f08d7a | 398 | usb_ehci_port_reset(uint32_t port, int enable) "reset port #%d - %d" |
e489df40 GH |
399 | usb_ehci_port_suspend(uint32_t port) "port #%d" |
400 | usb_ehci_port_wakeup(uint32_t port) "port #%d" | |
401 | usb_ehci_port_resume(uint32_t port) "port #%d" | |
47f08d7a | 402 | usb_ehci_queue_action(void *q, const char *action) "q %p: %s" |
eb36a88e | 403 | usb_ehci_packet_action(void *q, void *p, const char *action) "q %p p %p: %s" |
7efc17af | 404 | usb_ehci_irq(uint32_t level, uint32_t frindex, uint32_t sts, uint32_t mask) "level %d, frindex 0x%04x, sts 0x%x, mask 0x%x" |
5c514681 | 405 | usb_ehci_guest_bug(const char *reason) "%s" |
1defcbd1 GH |
406 | usb_ehci_doorbell_ring(void) "" |
407 | usb_ehci_doorbell_ack(void) "" | |
55903f1d | 408 | usb_ehci_dma_error(void) "" |
439a97cc | 409 | |
50dcc0f8 GH |
410 | # hw/usb/hcd-uhci.c |
411 | usb_uhci_reset(void) "=== RESET ===" | |
d733f74c | 412 | usb_uhci_exit(void) "=== EXIT ===" |
50dcc0f8 GH |
413 | usb_uhci_schedule_start(void) "" |
414 | usb_uhci_schedule_stop(void) "" | |
415 | usb_uhci_frame_start(uint32_t num) "nr %d" | |
4aed20e2 | 416 | usb_uhci_frame_stop_bandwidth(void) "" |
50dcc0f8 | 417 | usb_uhci_frame_loop_stop_idle(void) "" |
50dcc0f8 | 418 | usb_uhci_frame_loop_continue(void) "" |
7dd0dfd7 GH |
419 | usb_uhci_mmio_readw(uint32_t addr, uint32_t val) "addr 0x%04x, ret 0x%04x" |
420 | usb_uhci_mmio_writew(uint32_t addr, uint32_t val) "addr 0x%04x, val 0x%04x" | |
50dcc0f8 | 421 | usb_uhci_queue_add(uint32_t token) "token 0x%x" |
66a08cbe | 422 | usb_uhci_queue_del(uint32_t token, const char *reason) "token 0x%x: %s" |
50dcc0f8 GH |
423 | usb_uhci_packet_add(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" |
424 | usb_uhci_packet_link_async(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
425 | usb_uhci_packet_unlink_async(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
426 | usb_uhci_packet_cancel(uint32_t token, uint32_t addr, int done) "token 0x%x, td 0x%x, done %d" | |
427 | usb_uhci_packet_complete_success(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
428 | usb_uhci_packet_complete_shortxfer(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
429 | usb_uhci_packet_complete_stall(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
430 | usb_uhci_packet_complete_babble(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
431 | usb_uhci_packet_complete_error(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
432 | usb_uhci_packet_del(uint32_t token, uint32_t addr) "token 0x%x, td 0x%x" | |
433 | usb_uhci_qh_load(uint32_t qh) "qh 0x%x" | |
434 | usb_uhci_td_load(uint32_t qh, uint32_t td, uint32_t ctrl, uint32_t token) "qh 0x%x, td 0x%x, ctrl 0x%x, token 0x%x" | |
435 | usb_uhci_td_queue(uint32_t td, uint32_t ctrl, uint32_t token) "td 0x%x, ctrl 0x%x, token 0x%x" | |
436 | usb_uhci_td_nextqh(uint32_t qh, uint32_t td) "qh 0x%x, td 0x%x" | |
437 | usb_uhci_td_async(uint32_t qh, uint32_t td) "qh 0x%x, td 0x%x" | |
438 | usb_uhci_td_complete(uint32_t qh, uint32_t td) "qh 0x%x, td 0x%x" | |
439 | ||
2d754a10 GH |
440 | # hw/usb/hcd-xhci.c |
441 | usb_xhci_reset(void) "=== RESET ===" | |
d733f74c | 442 | usb_xhci_exit(void) "=== EXIT ===" |
fc0ddaca GH |
443 | usb_xhci_run(void) "" |
444 | usb_xhci_stop(void) "" | |
2d754a10 GH |
445 | usb_xhci_cap_read(uint32_t off, uint32_t val) "off 0x%04x, ret 0x%08x" |
446 | usb_xhci_oper_read(uint32_t off, uint32_t val) "off 0x%04x, ret 0x%08x" | |
447 | usb_xhci_port_read(uint32_t port, uint32_t off, uint32_t val) "port %d, off 0x%04x, ret 0x%08x" | |
448 | usb_xhci_runtime_read(uint32_t off, uint32_t val) "off 0x%04x, ret 0x%08x" | |
449 | usb_xhci_doorbell_read(uint32_t off, uint32_t val) "off 0x%04x, ret 0x%08x" | |
450 | usb_xhci_oper_write(uint32_t off, uint32_t val) "off 0x%04x, val 0x%08x" | |
451 | usb_xhci_port_write(uint32_t port, uint32_t off, uint32_t val) "port %d, off 0x%04x, val 0x%08x" | |
452 | usb_xhci_runtime_write(uint32_t off, uint32_t val) "off 0x%04x, val 0x%08x" | |
453 | usb_xhci_doorbell_write(uint32_t off, uint32_t val) "off 0x%04x, val 0x%08x" | |
7acd279f GH |
454 | usb_xhci_irq_intx(uint32_t level) "level %d" |
455 | usb_xhci_irq_msi(uint32_t nr) "nr %d" | |
4c47f800 GH |
456 | usb_xhci_irq_msix(uint32_t nr) "nr %d" |
457 | usb_xhci_irq_msix_use(uint32_t nr) "nr %d" | |
458 | usb_xhci_irq_msix_unuse(uint32_t nr) "nr %d" | |
962d11e1 | 459 | usb_xhci_queue_event(uint32_t vector, uint32_t idx, const char *trb, const char *evt, uint64_t param, uint32_t status, uint32_t control) "v %d, idx %d, %s, %s, p %016" PRIx64 ", s %08x, c 0x%08x" |
0703a4a7 | 460 | usb_xhci_fetch_trb(uint64_t addr, const char *name, uint64_t param, uint32_t status, uint32_t control) "addr %016" PRIx64 ", %s, p %016" PRIx64 ", s %08x, c 0x%08x" |
7bd3055f | 461 | usb_xhci_port_reset(uint32_t port, bool warm) "port %d, warm %d" |
4f47f0f8 | 462 | usb_xhci_port_link(uint32_t port, uint32_t pls) "port %d, pls %d" |
bdfce20d | 463 | usb_xhci_port_notify(uint32_t port, uint32_t pls) "port %d, bits %x" |
348f1037 GH |
464 | usb_xhci_slot_enable(uint32_t slotid) "slotid %d" |
465 | usb_xhci_slot_disable(uint32_t slotid) "slotid %d" | |
65d81ed4 | 466 | usb_xhci_slot_address(uint32_t slotid, const char *port) "slotid %d, port %s" |
348f1037 GH |
467 | usb_xhci_slot_configure(uint32_t slotid) "slotid %d" |
468 | usb_xhci_slot_evaluate(uint32_t slotid) "slotid %d" | |
469 | usb_xhci_slot_reset(uint32_t slotid) "slotid %d" | |
c1f6b493 GH |
470 | usb_xhci_ep_enable(uint32_t slotid, uint32_t epid) "slotid %d, epid %d" |
471 | usb_xhci_ep_disable(uint32_t slotid, uint32_t epid) "slotid %d, epid %d" | |
024426ac GH |
472 | usb_xhci_ep_set_dequeue(uint32_t slotid, uint32_t epid, uint32_t streamid, uint64_t param) "slotid %d, epid %d, streamid %d, ptr %016" PRIx64 |
473 | usb_xhci_ep_kick(uint32_t slotid, uint32_t epid, uint32_t streamid) "slotid %d, epid %d, streamid %d" | |
c1f6b493 GH |
474 | usb_xhci_ep_stop(uint32_t slotid, uint32_t epid) "slotid %d, epid %d" |
475 | usb_xhci_ep_reset(uint32_t slotid, uint32_t epid) "slotid %d, epid %d" | |
1c82392a | 476 | usb_xhci_ep_state(uint32_t slotid, uint32_t epid, const char *os, const char *ns) "slotid %d, epid %d, %s -> %s" |
024426ac | 477 | usb_xhci_xfer_start(void *xfer, uint32_t slotid, uint32_t epid, uint32_t streamid) "%p: slotid %d, epid %d, streamid %d" |
97df650b GH |
478 | usb_xhci_xfer_async(void *xfer) "%p" |
479 | usb_xhci_xfer_nak(void *xfer) "%p" | |
480 | usb_xhci_xfer_retry(void *xfer) "%p" | |
481 | usb_xhci_xfer_success(void *xfer, uint32_t bytes) "%p: len %d" | |
482 | usb_xhci_xfer_error(void *xfer, uint32_t ret) "%p: ret %d" | |
0ab966cf | 483 | usb_xhci_unimplemented(const char *item, int nr) "%s (0x%x)" |
2d754a10 | 484 | |
529f8f9f | 485 | # hw/usb/desc.c |
47f08d7a LV |
486 | usb_desc_device(int addr, int len, int ret) "dev %d query device, len %d, ret %d" |
487 | usb_desc_device_qualifier(int addr, int len, int ret) "dev %d query device qualifier, len %d, ret %d" | |
488 | usb_desc_config(int addr, int index, int len, int ret) "dev %d query config %d, len %d, ret %d" | |
489 | usb_desc_other_speed_config(int addr, int index, int len, int ret) "dev %d query config %d, len %d, ret %d" | |
490 | usb_desc_string(int addr, int index, int len, int ret) "dev %d query string %d, len %d, ret %d" | |
2077469b | 491 | usb_desc_bos(int addr, int len, int ret) "dev %d bos, len %d, ret %d" |
5319dc7b | 492 | usb_desc_msos(int addr, int index, int len, int ret) "dev %d msos, index 0x%x, len %d, ret %d" |
47f08d7a LV |
493 | usb_set_addr(int addr) "dev %d" |
494 | usb_set_config(int addr, int config, int ret) "dev %d, config %d, ret %d" | |
1de14d43 | 495 | usb_set_interface(int addr, int iface, int alt, int ret) "dev %d, interface %d, altsetting %d, ret %d" |
47f08d7a LV |
496 | usb_clear_device_feature(int addr, int feature, int ret) "dev %d, feature %d, ret %d" |
497 | usb_set_device_feature(int addr, int feature, int ret) "dev %d, feature %d, ret %d" | |
37fb59d3 | 498 | |
529f8f9f GH |
499 | # hw/usb/dev-hub.c |
500 | usb_hub_reset(int addr) "dev %d" | |
501 | usb_hub_control(int addr, int request, int value, int index, int length) "dev %d, req 0x%x, value %d, index %d, langth %d" | |
502 | usb_hub_get_port_status(int addr, int nr, int status, int changed) "dev %d, port %d, status 0x%x, changed 0x%x" | |
503 | usb_hub_set_port_feature(int addr, int nr, const char *f) "dev %d, port %d, feature %s" | |
504 | usb_hub_clear_port_feature(int addr, int nr, const char *f) "dev %d, port %d, feature %s" | |
505 | usb_hub_attach(int addr, int nr) "dev %d, port %d" | |
506 | usb_hub_detach(int addr, int nr) "dev %d, port %d" | |
b8cbc137 | 507 | usb_hub_status_report(int addr, int status) "dev %d, status 0x%x" |
529f8f9f | 508 | |
0f58f68b GH |
509 | # hw/usb/dev-uas.c |
510 | usb_uas_reset(int addr) "dev %d" | |
511 | usb_uas_command(int addr, uint16_t tag, int lun, uint32_t lun64_1, uint32_t lun64_2) "dev %d, tag 0x%x, lun %d, lun64 %08x-%08x" | |
512 | usb_uas_response(int addr, uint16_t tag, uint8_t code) "dev %d, tag 0x%x, code 0x%x" | |
513 | usb_uas_sense(int addr, uint16_t tag, uint8_t status) "dev %d, tag 0x%x, status 0x%x" | |
514 | usb_uas_read_ready(int addr, uint16_t tag) "dev %d, tag 0x%x" | |
515 | usb_uas_write_ready(int addr, uint16_t tag) "dev %d, tag 0x%x" | |
516 | usb_uas_xfer_data(int addr, uint16_t tag, uint32_t copy, uint32_t uoff, uint32_t usize, uint32_t soff, uint32_t ssize) "dev %d, tag 0x%x, copy %d, usb-pkt %d/%d, scsi-buf %d/%d" | |
517 | usb_uas_scsi_data(int addr, uint16_t tag, uint32_t bytes) "dev %d, tag 0x%x, bytes %d" | |
518 | usb_uas_scsi_complete(int addr, uint16_t tag, uint32_t status, uint32_t resid) "dev %d, tag 0x%x, status 0x%x, residue %d" | |
519 | usb_uas_tmf_abort_task(int addr, uint16_t tag, uint16_t task_tag) "dev %d, tag 0x%x, task-tag 0x%x" | |
520 | usb_uas_tmf_logical_unit_reset(int addr, uint16_t tag, int lun) "dev %d, tag 0x%x, lun %d" | |
521 | usb_uas_tmf_unsupported(int addr, uint16_t tag, uint32_t function) "dev %d, tag 0x%x, function 0x%x" | |
522 | ||
840a178c GH |
523 | # hw/usb/dev-mtp.c |
524 | usb_mtp_reset(int addr) "dev %d" | |
525 | usb_mtp_command(int dev, uint16_t code, uint32_t trans, uint32_t arg0, uint32_t arg1, uint32_t arg2, uint32_t arg3, uint32_t arg4) "dev %d, code 0x%x, trans 0x%x, args 0x%x, 0x%x, 0x%x, 0x%x, 0x%x" | |
526 | usb_mtp_success(int dev, uint32_t trans, uint32_t arg0, uint32_t arg1) "dev %d, trans 0x%x, args 0x%x, 0x%x" | |
527 | usb_mtp_error(int dev, uint16_t code, uint32_t trans, uint32_t arg0, uint32_t arg1) "dev %d, code 0x%x, trans 0x%x, args 0x%x, 0x%x" | |
528 | usb_mtp_data_in(int dev, uint32_t trans, uint32_t len) "dev %d, trans 0x%x, len %d" | |
840a178c GH |
529 | usb_mtp_xfer(int dev, uint32_t ep, uint32_t dlen, uint32_t plen) "dev %d, ep %d, %d/%d" |
530 | usb_mtp_nak(int dev, uint32_t ep) "dev %d, ep %d" | |
531 | usb_mtp_stall(int dev, const char *reason) "dev %d, reason: %s" | |
532 | usb_mtp_op_get_device_info(int dev) "dev %d" | |
533 | usb_mtp_op_open_session(int dev) "dev %d" | |
534 | usb_mtp_op_close_session(int dev) "dev %d" | |
535 | usb_mtp_op_get_storage_ids(int dev) "dev %d" | |
536 | usb_mtp_op_get_storage_info(int dev) "dev %d" | |
537 | usb_mtp_op_get_num_objects(int dev, uint32_t handle, const char *path) "dev %d, handle 0x%x, path %s" | |
538 | usb_mtp_op_get_object_handles(int dev, uint32_t handle, const char *path) "dev %d, handle 0x%x, path %s" | |
539 | usb_mtp_op_get_object_info(int dev, uint32_t handle, const char *path) "dev %d, handle 0x%x, path %s" | |
540 | usb_mtp_op_get_object(int dev, uint32_t handle, const char *path) "dev %d, handle 0x%x, path %s" | |
541 | usb_mtp_op_get_partial_object(int dev, uint32_t handle, const char *path, uint32_t offset, uint32_t length) "dev %d, handle 0x%x, path %s, off %d, len %d" | |
1c76551f GH |
542 | usb_mtp_op_unknown(int dev, uint32_t code) "dev %d, command code 0x%x" |
543 | usb_mtp_object_alloc(int dev, uint32_t handle, const char *path) "dev %d, handle 0x%x, path %s" | |
544 | usb_mtp_object_free(int dev, uint32_t handle, const char *path) "dev %d, handle 0x%x, path %s" | |
840a178c | 545 | |
3ba00637 | 546 | # hw/usb/host-libusb.c |
e6a2f500 GH |
547 | usb_host_open_started(int bus, int addr) "dev %d:%d" |
548 | usb_host_open_success(int bus, int addr) "dev %d:%d" | |
549 | usb_host_open_failure(int bus, int addr) "dev %d:%d" | |
e6a2f500 | 550 | usb_host_close(int bus, int addr) "dev %d:%d" |
2b2325ff GH |
551 | usb_host_attach_kernel(int bus, int addr, int interface) "dev %d:%d, if %d" |
552 | usb_host_detach_kernel(int bus, int addr, int interface) "dev %d:%d, if %d" | |
e6a2f500 GH |
553 | usb_host_set_address(int bus, int addr, int config) "dev %d:%d, address %d" |
554 | usb_host_set_config(int bus, int addr, int config) "dev %d:%d, config %d" | |
555 | usb_host_set_interface(int bus, int addr, int interface, int alt) "dev %d:%d, interface %d, alt %d" | |
2b2325ff | 556 | usb_host_claim_interface(int bus, int addr, int config, int interface) "dev %d:%d, config %d, if %d" |
2b2325ff | 557 | usb_host_release_interface(int bus, int addr, int interface) "dev %d:%d, if %d" |
19b89252 GH |
558 | usb_host_req_control(int bus, int addr, void *p, int req, int value, int index) "dev %d:%d, packet %p, req 0x%x, value %d, index %d" |
559 | usb_host_req_data(int bus, int addr, void *p, int in, int ep, int size) "dev %d:%d, packet %p, in %d, ep %d, size %d" | |
8c908fca | 560 | usb_host_req_complete(int bus, int addr, void *p, int status, int length) "dev %d:%d, packet %p, status %d, length %d" |
19b89252 GH |
561 | usb_host_req_emulated(int bus, int addr, void *p, int status) "dev %d:%d, packet %p, status %d" |
562 | usb_host_req_canceled(int bus, int addr, void *p) "dev %d:%d, packet %p" | |
c32da151 GH |
563 | usb_host_iso_start(int bus, int addr, int ep) "dev %d:%d, ep %d" |
564 | usb_host_iso_stop(int bus, int addr, int ep) "dev %d:%d, ep %d" | |
565 | usb_host_iso_out_of_bufs(int bus, int addr, int ep) "dev %d:%d, ep %d" | |
e6a2f500 GH |
566 | usb_host_reset(int bus, int addr) "dev %d:%d" |
567 | usb_host_auto_scan_enabled(void) | |
568 | usb_host_auto_scan_disabled(void) | |
96dd9aac GH |
569 | usb_host_parse_config(int bus, int addr, int value, int active) "dev %d:%d, value %d, active %d" |
570 | usb_host_parse_interface(int bus, int addr, int num, int alt, int active) "dev %d:%d, num %d, alt %d, active %d" | |
571 | usb_host_parse_endpoint(int bus, int addr, int ep, const char *dir, const char *type, int active) "dev %d:%d, ep %d, %s, %s, active %d" | |
96dd9aac | 572 | usb_host_parse_error(int bus, int addr, const char *errmsg) "dev %d:%d, msg %s" |
e6a2f500 | 573 | |
3ba00637 | 574 | # hw/scsi/scsi-bus.c |
47f08d7a | 575 | scsi_req_alloc(int target, int lun, int tag) "target %d lun %d tag %d" |
814589c4 | 576 | scsi_req_cancel(int target, int lun, int tag) "target %d lun %d tag %d" |
47f08d7a | 577 | scsi_req_data(int target, int lun, int tag, int len) "target %d lun %d tag %d len %d" |
e88c591d | 578 | scsi_req_data_canceled(int target, int lun, int tag, int len) "target %d lun %d tag %d len %d" |
47f08d7a LV |
579 | scsi_req_dequeue(int target, int lun, int tag) "target %d lun %d tag %d" |
580 | scsi_req_continue(int target, int lun, int tag) "target %d lun %d tag %d" | |
6f6710aa | 581 | scsi_req_continue_canceled(int target, int lun, int tag) "target %d lun %d tag %d" |
47f08d7a | 582 | scsi_req_parsed(int target, int lun, int tag, int cmd, int mode, int xfer) "target %d lun %d tag %d command %d dir %d length %d" |
689d7e2f | 583 | scsi_req_parsed_lba(int target, int lun, int tag, int cmd, uint64_t lba) "target %d lun %d tag %d command %d lba %"PRIu64 |
47f08d7a LV |
584 | scsi_req_parse_bad(int target, int lun, int tag, int cmd) "target %d lun %d tag %d command %d" |
585 | scsi_req_build_sense(int target, int lun, int tag, int key, int asc, int ascq) "target %d lun %d tag %d key %#02x asc %#02x ascq %#02x" | |
e48e84ea | 586 | scsi_device_set_ua(int target, int lun, int key, int asc, int ascq) "target %d lun %d key %#02x asc %#02x ascq %#02x" |
47f08d7a LV |
587 | scsi_report_luns(int target, int lun, int tag) "target %d lun %d tag %d" |
588 | scsi_inquiry(int target, int lun, int tag, int cdb1, int cdb2) "target %d lun %d tag %d page %#02x/%#02x" | |
589 | scsi_test_unit_ready(int target, int lun, int tag) "target %d lun %d tag %d" | |
590 | scsi_request_sense(int target, int lun, int tag) "target %d lun %d tag %d" | |
5138efec | 591 | |
94b0b5ff | 592 | # vl.c |
47f08d7a | 593 | vm_state_notify(int running, int reason) "running %d reason %d" |
4524051c | 594 | load_file(const char *name, const char *path) "name %s location %s" |
7e866003 | 595 | runstate_set(int new_state) "new state %d" |
3ba00637 MA |
596 | g_malloc(size_t size, void *ptr) "size %zu ptr %p" |
597 | g_realloc(void *ptr, size_t size, void *newptr) "ptr %p size %zu newptr %p" | |
598 | g_free(void *ptr) "ptr %p" | |
4fed9421 | 599 | system_wakeup_request(int reason) "reason=%d" |
bc78cff9 YZ |
600 | qemu_system_shutdown_request(void) "" |
601 | qemu_system_powerdown_request(void) "" | |
298800ca | 602 | |
3cce16f4 KW |
603 | # block/qcow2.c |
604 | qcow2_writev_start_req(void *co, int64_t sector, int nb_sectors) "co %p sector %" PRIx64 " nb_sectors %d" | |
605 | qcow2_writev_done_req(void *co, int ret) "co %p ret %d" | |
606 | qcow2_writev_start_part(void *co) "co %p" | |
607 | qcow2_writev_done_part(void *co, int cur_nr_sectors) "co %p cur_nr_sectors %d" | |
608 | qcow2_writev_data(void *co, uint64_t offset) "co %p offset %" PRIx64 | |
609 | ||
3ba00637 | 610 | # block/qcow2-cluster.c |
94783de6 KW |
611 | qcow2_alloc_clusters_offset(void *co, uint64_t offset, int num) "co %p offset %" PRIx64 " num %d" |
612 | qcow2_handle_copied(void *co, uint64_t guest_offset, uint64_t host_offset, uint64_t bytes) "co %p guest_offset %" PRIx64 " host_offset %" PRIx64 " bytes %" PRIx64 | |
613 | qcow2_handle_alloc(void *co, uint64_t guest_offset, uint64_t host_offset, uint64_t bytes) "co %p guest_offset %" PRIx64 " host_offset %" PRIx64 " bytes %" PRIx64 | |
614 | qcow2_do_alloc_clusters_offset(void *co, uint64_t guest_offset, uint64_t host_offset, int nb_clusters) "co %p guest_offset %" PRIx64 " host_offset %" PRIx64 " nb_clusters %d" | |
3cce16f4 KW |
615 | qcow2_cluster_alloc_phys(void *co) "co %p" |
616 | qcow2_cluster_link_l2(void *co, int nb_clusters) "co %p nb_clusters %d" | |
617 | ||
618 | qcow2_l2_allocate(void *bs, int l1_index) "bs %p l1_index %d" | |
619 | qcow2_l2_allocate_get_empty(void *bs, int l1_index) "bs %p l1_index %d" | |
620 | qcow2_l2_allocate_write_l2(void *bs, int l1_index) "bs %p l1_index %d" | |
621 | qcow2_l2_allocate_write_l1(void *bs, int l1_index) "bs %p l1_index %d" | |
622 | qcow2_l2_allocate_done(void *bs, int l1_index, int ret) "bs %p l1_index %d ret %d" | |
623 | ||
3ba00637 | 624 | # block/qcow2-cache.c |
3cce16f4 KW |
625 | qcow2_cache_get(void *co, int c, uint64_t offset, bool read_from_disk) "co %p is_l2_cache %d offset %" PRIx64 " read_from_disk %d" |
626 | qcow2_cache_get_replace_entry(void *co, int c, int i) "co %p is_l2_cache %d index %d" | |
627 | qcow2_cache_get_read(void *co, int c, int i) "co %p is_l2_cache %d index %d" | |
628 | qcow2_cache_get_done(void *co, int c, int i) "co %p is_l2_cache %d index %d" | |
629 | qcow2_cache_flush(void *co, int c) "co %p is_l2_cache %d" | |
630 | qcow2_cache_entry_flush(void *co, int c, int i) "co %p is_l2_cache %d index %d" | |
631 | ||
298800ca | 632 | # block/qed-l2-cache.c |
47f08d7a LV |
633 | qed_alloc_l2_cache_entry(void *l2_cache, void *entry) "l2_cache %p entry %p" |
634 | qed_unref_l2_cache_entry(void *entry, int ref) "entry %p ref %d" | |
635 | qed_find_l2_cache_entry(void *l2_cache, void *entry, uint64_t offset, int ref) "l2_cache %p entry %p offset %"PRIu64" ref %d" | |
298800ca SH |
636 | |
637 | # block/qed-table.c | |
47f08d7a LV |
638 | qed_read_table(void *s, uint64_t offset, void *table) "s %p offset %"PRIu64" table %p" |
639 | qed_read_table_cb(void *s, void *table, int ret) "s %p table %p ret %d" | |
640 | qed_write_table(void *s, uint64_t offset, void *table, unsigned int index, unsigned int n) "s %p offset %"PRIu64" table %p index %u n %u" | |
641 | qed_write_table_cb(void *s, void *table, int flush, int ret) "s %p table %p flush %d ret %d" | |
eabba580 SH |
642 | |
643 | # block/qed.c | |
47f08d7a LV |
644 | qed_need_check_timer_cb(void *s) "s %p" |
645 | qed_start_need_check_timer(void *s) "s %p" | |
646 | qed_cancel_need_check_timer(void *s) "s %p" | |
647 | qed_aio_complete(void *s, void *acb, int ret) "s %p acb %p ret %d" | |
6e4f59bd | 648 | qed_aio_setup(void *s, void *acb, int64_t sector_num, int nb_sectors, void *opaque, int flags) "s %p acb %p sector_num %"PRId64" nb_sectors %d opaque %p flags %#x" |
689d7e2f | 649 | qed_aio_next_io(void *s, void *acb, int ret, uint64_t cur_pos) "s %p acb %p ret %d cur_pos %"PRIu64 |
47f08d7a LV |
650 | qed_aio_read_data(void *s, void *acb, int ret, uint64_t offset, size_t len) "s %p acb %p ret %d offset %"PRIu64" len %zu" |
651 | qed_aio_write_data(void *s, void *acb, int ret, uint64_t offset, size_t len) "s %p acb %p ret %d offset %"PRIu64" len %zu" | |
689d7e2f SH |
652 | qed_aio_write_prefill(void *s, void *acb, uint64_t start, size_t len, uint64_t offset) "s %p acb %p start %"PRIu64" len %zu offset %"PRIu64 |
653 | qed_aio_write_postfill(void *s, void *acb, uint64_t start, size_t len, uint64_t offset) "s %p acb %p start %"PRIu64" len %zu offset %"PRIu64 | |
47f08d7a | 654 | qed_aio_write_main(void *s, void *acb, int ret, uint64_t offset, size_t len) "s %p acb %p ret %d offset %"PRIu64" len %zu" |
0f3a4a01 | 655 | |
3ba00637 | 656 | # hw/display/g364fb.c |
47f08d7a LV |
657 | g364fb_read(uint64_t addr, uint32_t val) "read addr=0x%"PRIx64": 0x%x" |
658 | g364fb_write(uint64_t addr, uint32_t new) "write addr=0x%"PRIx64": 0x%x" | |
b213b370 | 659 | |
3ba00637 | 660 | # hw/timer/grlib_gptimer.c |
47f08d7a LV |
661 | grlib_gptimer_enable(int id, uint32_t count) "timer:%d set count 0x%x and run" |
662 | grlib_gptimer_disabled(int id, uint32_t config) "timer:%d Timer disable config 0x%x" | |
663 | grlib_gptimer_restart(int id, uint32_t reload) "timer:%d reload val: 0x%x" | |
664 | grlib_gptimer_set_scaler(uint32_t scaler, uint32_t freq) "scaler:0x%x freq: 0x%x" | |
665 | grlib_gptimer_hit(int id) "timer:%d HIT" | |
666 | grlib_gptimer_readl(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x" | |
667 | grlib_gptimer_writel(int id, uint64_t addr, uint32_t val) "timer:%d addr 0x%"PRIx64" 0x%x" | |
3f10bcbb | 668 | |
3ba00637 | 669 | # hw/intc/grlib_irqmp.c |
2f4a725b | 670 | grlib_irqmp_check_irqs(uint32_t pend, uint32_t force, uint32_t mask, uint32_t lvl1, uint32_t lvl2) "pend:0x%04x force:0x%04x mask:0x%04x lvl1:0x%04x lvl0:0x%04x" |
47f08d7a LV |
671 | grlib_irqmp_ack(int intno) "interrupt:%d" |
672 | grlib_irqmp_set_irq(int irq) "Raise CPU IRQ %d" | |
689d7e2f | 673 | grlib_irqmp_readl_unknown(uint64_t addr) "addr 0x%"PRIx64 |
47f08d7a | 674 | grlib_irqmp_writel_unknown(uint64_t addr, uint32_t value) "addr 0x%"PRIx64" value 0x%x" |
8b1e1320 | 675 | |
3ba00637 | 676 | # hw/char/grlib_apbuart.c |
47f08d7a LV |
677 | grlib_apbuart_event(int event) "event:%d" |
678 | grlib_apbuart_writel_unknown(uint64_t addr, uint32_t value) "addr 0x%"PRIx64" value 0x%x" | |
0c685d28 | 679 | grlib_apbuart_readl_unknown(uint64_t addr) "addr 0x%"PRIx64"" |
b04d9890 | 680 | |
3ba00637 | 681 | # hw/sparc/leon3.c |
47f08d7a LV |
682 | leon3_set_irq(int intno) "Set CPU IRQ %d" |
683 | leon3_reset_irq(int intno) "Reset CPU IRQ %d" | |
9363ee31 | 684 | |
cbcc6336 | 685 | # spice-qemu-char.c |
47f08d7a LV |
686 | spice_vmc_write(ssize_t out, int len) "spice wrottn %zd of requested %d" |
687 | spice_vmc_read(int bytes, int len) "spice read %d of requested %d" | |
688 | spice_vmc_register_interface(void *scd) "spice vmc registered interface %p" | |
689 | spice_vmc_unregister_interface(void *scd) "spice vmc unregistered interface %p" | |
5a49d3e9 | 690 | spice_vmc_event(int event) "spice vmc event %d" |
4ef66fa7 | 691 | |
3ba00637 | 692 | # hw/intc/lm32_pic.c |
47f08d7a LV |
693 | lm32_pic_raise_irq(void) "Raise CPU interrupt" |
694 | lm32_pic_lower_irq(void) "Lower CPU interrupt" | |
695 | lm32_pic_interrupt(int irq, int level) "Set IRQ%d %d" | |
696 | lm32_pic_set_im(uint32_t im) "im 0x%08x" | |
697 | lm32_pic_set_ip(uint32_t ip) "ip 0x%08x" | |
698 | lm32_pic_get_im(uint32_t im) "im 0x%08x" | |
699 | lm32_pic_get_ip(uint32_t ip) "ip 0x%08x" | |
15d7dc4f | 700 | |
3ba00637 | 701 | # hw/char/lm32_juart.c |
47f08d7a LV |
702 | lm32_juart_get_jtx(uint32_t value) "jtx 0x%08x" |
703 | lm32_juart_set_jtx(uint32_t value) "jtx 0x%08x" | |
704 | lm32_juart_get_jrx(uint32_t value) "jrx 0x%08x" | |
705 | lm32_juart_set_jrx(uint32_t value) "jrx 0x%08x" | |
ea7924dc | 706 | |
3ba00637 | 707 | # hw/timer/lm32_timer.c |
47f08d7a LV |
708 | lm32_timer_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x" |
709 | lm32_timer_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x" | |
710 | lm32_timer_hit(void) "timer hit" | |
711 | lm32_timer_irq_state(int level) "irq state %d" | |
770ae571 | 712 | |
3ba00637 | 713 | # hw/char/lm32_uart.c |
47f08d7a LV |
714 | lm32_uart_memory_write(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x" |
715 | lm32_uart_memory_read(uint32_t addr, uint32_t value) "addr 0x%08x value 0x%08x" | |
716 | lm32_uart_irq_state(int level) "irq state %d" | |
f19410ca | 717 | |
3ba00637 | 718 | # hw/scsi/megasas.c |
e8f943c3 HR |
719 | megasas_init_firmware(uint64_t pa) "pa %" PRIx64 " " |
720 | megasas_init_queue(uint64_t queue_pa, int queue_len, uint64_t head, uint64_t tail, uint32_t flags) "queue at %" PRIx64 " len %d head %" PRIx64 " tail %" PRIx64 " flags %x" | |
721 | megasas_initq_map_failed(int frame) "scmd %d: failed to map queue" | |
96f8f23a | 722 | megasas_initq_mapped(uint64_t pa) "queue already mapped at %" PRIx64 "" |
e8f943c3 | 723 | megasas_initq_mismatch(int queue_len, int fw_cmds) "queue size %d max fw cmds %d" |
6df5718b HR |
724 | megasas_qf_mapped(unsigned int index) "skip mapped frame %x" |
725 | megasas_qf_new(unsigned int index, uint64_t frame) "frame %x addr %" PRIx64 "" | |
726 | megasas_qf_busy(unsigned long pa) "all frames busy for frame %lx" | |
aaf2a859 HR |
727 | megasas_qf_enqueue(unsigned int index, unsigned int count, uint64_t context, unsigned int head, unsigned int tail, int busy) "frame %x count %d context %" PRIx64 " head %x tail %x busy %d" |
728 | megasas_qf_update(unsigned int head, unsigned int tail, unsigned int busy) "head %x tail %x busy %d" | |
e8f943c3 HR |
729 | megasas_qf_map_failed(int cmd, unsigned long frame) "scmd %d: frame %lu" |
730 | megasas_qf_complete_noirq(uint64_t context) "context %" PRIx64 " " | |
7957ee71 | 731 | megasas_qf_complete(uint64_t context, unsigned int head, unsigned int tail, int busy) "context %" PRIx64 " head %x tail %x busy %d" |
e8f943c3 | 732 | megasas_frame_busy(uint64_t addr) "frame %" PRIx64 " busy" |
7bd90849 | 733 | megasas_unhandled_frame_cmd(int cmd, uint8_t frame_cmd) "scmd %d: MFI cmd %x" |
e8f943c3 | 734 | megasas_handle_scsi(const char *frame, int bus, int dev, int lun, void *sdev, unsigned long size) "%s dev %x/%x/%x sdev %p xfer %lu" |
7bd90849 | 735 | megasas_scsi_target_not_present(const char *frame, int bus, int dev, int lun) "%s dev %x/%x/%x" |
e8f943c3 HR |
736 | megasas_scsi_invalid_cdb_len(const char *frame, int bus, int dev, int lun, int len) "%s dev %x/%x/%x invalid cdb len %d" |
737 | megasas_iov_read_overflow(int cmd, int bytes, int len) "scmd %d: %d/%d bytes" | |
738 | megasas_iov_write_overflow(int cmd, int bytes, int len) "scmd %d: %d/%d bytes" | |
739 | megasas_iov_read_underflow(int cmd, int bytes, int len) "scmd %d: %d/%d bytes" | |
740 | megasas_iov_write_underflow(int cmd, int bytes, int len) "scmd %d: %d/%d bytes" | |
7bd90849 | 741 | megasas_scsi_req_alloc_failed(const char *frame, int dev, int lun) "%s dev %x/%x" |
e8f943c3 HR |
742 | megasas_scsi_read_start(int cmd, int len) "scmd %d: transfer %d bytes of data" |
743 | megasas_scsi_write_start(int cmd, int len) "scmd %d: transfer %d bytes of data" | |
744 | megasas_scsi_nodata(int cmd) "scmd %d: no data to be transferred" | |
7bd90849 HR |
745 | megasas_scsi_complete(int cmd, uint32_t status, int len, int xfer) "scmd %d: status %x, len %u/%u" |
746 | megasas_command_complete(int cmd, uint32_t status, uint32_t resid) "scmd %d: status %x, residual %d" | |
e8f943c3 HR |
747 | megasas_handle_io(int cmd, const char *frame, int dev, int lun, unsigned long lba, unsigned long count) "scmd %d: %s dev %x/%x lba %lx count %lu" |
748 | megasas_io_target_not_present(int cmd, const char *frame, int dev, int lun) "scmd %d: %s dev 1/%x/%x LUN not present" | |
749 | megasas_io_read_start(int cmd, unsigned long lba, unsigned long count, unsigned long len) "scmd %d: start LBA %lx %lu blocks (%lu bytes)" | |
750 | megasas_io_write_start(int cmd, unsigned long lba, unsigned long count, unsigned long len) "scmd %d: start LBA %lx %lu blocks (%lu bytes)" | |
7bd90849 | 751 | megasas_io_complete(int cmd, uint32_t len) "scmd %d: %d bytes" |
e8f943c3 HR |
752 | megasas_iovec_sgl_overflow(int cmd, int index, int limit) "scmd %d: iovec count %d limit %d" |
753 | megasas_iovec_sgl_underflow(int cmd, int index) "scmd %d: iovec count %d" | |
754 | megasas_iovec_sgl_invalid(int cmd, int index, uint64_t pa, uint32_t len) "scmd %d: element %d pa %" PRIx64 " len %u" | |
755 | megasas_iovec_overflow(int cmd, int len, int limit) "scmd %d: len %d limit %d" | |
756 | megasas_iovec_underflow(int cmd, int len, int limit) "scmd %d: len %d limit %d" | |
757 | megasas_handle_dcmd(int cmd, int opcode) "scmd %d: MFI DCMD opcode %x" | |
758 | megasas_finish_dcmd(int cmd, int size) "scmd %d: MFI DCMD wrote %d bytes" | |
7bd90849 | 759 | megasas_dcmd_req_alloc_failed(int cmd, const char *desc) "scmd %d: %s" |
e8f943c3 | 760 | megasas_dcmd_internal_submit(int cmd, const char *desc, int dev) "scmd %d: %s to dev %d" |
7bd90849 HR |
761 | megasas_dcmd_internal_finish(int cmd, int opcode, int lun) "scmd %d: cmd %x lun %d" |
762 | megasas_dcmd_internal_invalid(int cmd, int opcode) "scmd %d: DCMD %x" | |
e8f943c3 HR |
763 | megasas_dcmd_unhandled(int cmd, int opcode, int len) "scmd %d: opcode %x, len %d" |
764 | megasas_dcmd_zero_sge(int cmd) "scmd %d: zero DCMD sge count" | |
7bd90849 HR |
765 | megasas_dcmd_invalid_sge(int cmd, int count) "scmd %d: DCMD sge count %d" |
766 | megasas_dcmd_invalid_xfer_len(int cmd, unsigned long size, unsigned long max) "scmd %d: xfer len %ld, max %ld" | |
e8f943c3 | 767 | megasas_dcmd_enter(int cmd, const char *dcmd, int len) "scmd %d: DCMD %s len %d" |
7bd90849 | 768 | megasas_dcmd_dummy(int cmd, unsigned long size) "scmd %d: xfer len %ld" |
e8f943c3 HR |
769 | megasas_dcmd_set_fw_time(int cmd, unsigned long time) "scmd %d: Set FW time %lx" |
770 | megasas_dcmd_pd_get_list(int cmd, int num, int max, int offset) "scmd %d: DCMD PD get list: %d / %d PDs, size %d" | |
771 | megasas_dcmd_ld_get_list(int cmd, int num, int max) "scmd %d: DCMD LD get list: found %d / %d LDs" | |
7bd90849 HR |
772 | megasas_dcmd_ld_get_info(int cmd, int ld_id) "scmd %d: dev %d" |
773 | megasas_dcmd_ld_list_query(int cmd, int flags) "scmd %d: query flags %x" | |
774 | megasas_dcmd_pd_get_info(int cmd, int pd_id) "scmd %d: dev %d" | |
775 | megasas_dcmd_pd_list_query(int cmd, int flags) "scmd %d: query flags %x" | |
aaf2a859 | 776 | megasas_dcmd_reset_ld(int cmd, int target_id) "scmd %d: dev %d" |
10d6530c | 777 | megasas_dcmd_unsupported(int cmd, unsigned long size) "scmd %d: set properties len %ld" |
7bd90849 | 778 | megasas_abort_frame(int cmd, int abort_cmd) "scmd %d: frame %x" |
e8f943c3 HR |
779 | megasas_abort_no_cmd(int cmd, uint64_t context) "scmd %d: no active command for frame context %" PRIx64 "" |
780 | megasas_abort_invalid_context(int cmd, uint64_t context, int abort_cmd) "scmd %d: invalid frame context %" PRIx64 " for abort frame %x" | |
8d72db68 | 781 | megasas_reset(int fw_state) "firmware state %x" |
4522b69c | 782 | megasas_init(int sges, int cmds, const char *mode) "Using %d sges, %d cmds, %s mode" |
e8f943c3 | 783 | megasas_msix_raise(int vector) "vector %d" |
4522b69c | 784 | megasas_msi_raise(int vector) "vector %d" |
e8f943c3 HR |
785 | megasas_irq_lower(void) "INTx" |
786 | megasas_irq_raise(void) "INTx" | |
787 | megasas_intr_enabled(void) "Interrupts enabled" | |
788 | megasas_intr_disabled(void) "Interrupts disabled" | |
4522b69c HR |
789 | megasas_msix_enabled(int vector) "vector %d" |
790 | megasas_msi_enabled(int vector) "vector %d" | |
77bb6b17 | 791 | megasas_mmio_readl(const char *reg, uint32_t val) "reg %s: 0x%x" |
e8f943c3 | 792 | megasas_mmio_invalid_readl(unsigned long addr) "addr 0x%lx" |
77bb6b17 | 793 | megasas_mmio_writel(const char *reg, uint32_t val) "reg %s: 0x%x" |
e8f943c3 HR |
794 | megasas_mmio_invalid_writel(uint32_t addr, uint32_t val) "addr 0x%x: 0x%x" |
795 | ||
3ba00637 | 796 | # hw/audio/milkymist-ac97.c |
47f08d7a LV |
797 | milkymist_ac97_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
798 | milkymist_ac97_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
799 | milkymist_ac97_pulse_irq_crrequest(void) "Pulse IRQ CR request" | |
800 | milkymist_ac97_pulse_irq_crreply(void) "Pulse IRQ CR reply" | |
801 | milkymist_ac97_pulse_irq_dmaw(void) "Pulse IRQ DMA write" | |
802 | milkymist_ac97_pulse_irq_dmar(void) "Pulse IRQ DMA read" | |
803 | milkymist_ac97_in_cb(int avail, uint32_t remaining) "avail %d remaining %u" | |
804 | milkymist_ac97_in_cb_transferred(int transferred) "transferred %d" | |
805 | milkymist_ac97_out_cb(int free, uint32_t remaining) "free %d remaining %u" | |
806 | milkymist_ac97_out_cb_transferred(int transferred) "transferred %d" | |
e4dc6d2c | 807 | |
3ba00637 | 808 | # hw/misc/milkymist-hpdmc.c |
47f08d7a LV |
809 | milkymist_hpdmc_memory_read(uint32_t addr, uint32_t value) "addr=%08x value=%08x" |
810 | milkymist_hpdmc_memory_write(uint32_t addr, uint32_t value) "addr=%08x value=%08x" | |
b4e37d98 | 811 | |
3ba00637 | 812 | # hw/sd/milkymist-memcard.c |
47f08d7a LV |
813 | milkymist_memcard_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
814 | milkymist_memcard_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
07424544 | 815 | |
3ba00637 | 816 | # hw/net/milkymist-minimac2.c |
47f08d7a LV |
817 | milkymist_minimac2_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
818 | milkymist_minimac2_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
819 | milkymist_minimac2_mdio_write(uint8_t phy_addr, uint8_t addr, uint16_t value) "phy_addr %02x addr %02x value %04x" | |
820 | milkymist_minimac2_mdio_read(uint8_t phy_addr, uint8_t addr, uint16_t value) "phy_addr %02x addr %02x value %04x" | |
821 | milkymist_minimac2_tx_frame(uint32_t length) "length %u" | |
822 | milkymist_minimac2_rx_frame(const void *buf, uint32_t length) "buf %p length %u" | |
823 | milkymist_minimac2_drop_rx_frame(const void *buf) "buf %p" | |
824 | milkymist_minimac2_rx_transfer(const void *buf, uint32_t length) "buf %p length %d" | |
825 | milkymist_minimac2_raise_irq_rx(void) "Raise IRQ RX" | |
826 | milkymist_minimac2_lower_irq_rx(void) "Lower IRQ RX" | |
827 | milkymist_minimac2_pulse_irq_tx(void) "Pulse IRQ TX" | |
5ee18b9c | 828 | |
3ba00637 | 829 | # hw/misc/milkymist-pfpu.c |
47f08d7a LV |
830 | milkymist_pfpu_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
831 | milkymist_pfpu_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
832 | milkymist_pfpu_vectout(uint32_t a, uint32_t b, uint32_t dma_ptr) "a %08x b %08x dma_ptr %08x" | |
833 | milkymist_pfpu_pulse_irq(void) "Pulse IRQ" | |
87a381ec | 834 | |
3ba00637 | 835 | # hw/input/milkymist-softusb.c |
47f08d7a LV |
836 | milkymist_softusb_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
837 | milkymist_softusb_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
838 | milkymist_softusb_mevt(uint8_t m) "m %d" | |
839 | milkymist_softusb_kevt(uint8_t m) "m %d" | |
47f08d7a | 840 | milkymist_softusb_pulse_irq(void) "Pulse IRQ" |
96832424 | 841 | |
3ba00637 | 842 | # hw/timer/milkymist-sysctl.c |
47f08d7a LV |
843 | milkymist_sysctl_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
844 | milkymist_sysctl_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
845 | milkymist_sysctl_icap_write(uint32_t value) "value %08x" | |
846 | milkymist_sysctl_start_timer0(void) "Start timer0" | |
847 | milkymist_sysctl_stop_timer0(void) "Stop timer0" | |
848 | milkymist_sysctl_start_timer1(void) "Start timer1" | |
849 | milkymist_sysctl_stop_timer1(void) "Stop timer1" | |
850 | milkymist_sysctl_pulse_irq_timer0(void) "Pulse IRQ Timer0" | |
851 | milkymist_sysctl_pulse_irq_timer1(void) "Pulse IRQ Timer1" | |
0670dadd | 852 | |
3ba00637 | 853 | # hw/display/milkymist-tmu2.c |
47f08d7a LV |
854 | milkymist_tmu2_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
855 | milkymist_tmu2_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
856 | milkymist_tmu2_start(void) "Start TMU" | |
857 | milkymist_tmu2_pulse_irq(void) "Pulse IRQ" | |
883de16b | 858 | |
3ba00637 | 859 | # hw/char/milkymist-uart.c |
47f08d7a LV |
860 | milkymist_uart_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
861 | milkymist_uart_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
fcfa3397 MW |
862 | milkymist_uart_raise_irq(void) "Raise IRQ" |
863 | milkymist_uart_lower_irq(void) "Lower IRQ" | |
d23948b1 | 864 | |
3ba00637 | 865 | # hw/display/milkymist-vgafb.c |
47f08d7a LV |
866 | milkymist_vgafb_memory_read(uint32_t addr, uint32_t value) "addr %08x value %08x" |
867 | milkymist_vgafb_memory_write(uint32_t addr, uint32_t value) "addr %08x value %08x" | |
432d268c | 868 | |
3ba00637 | 869 | # hw/net/mipsnet.c |
83818f7c HP |
870 | mipsnet_send(uint32_t size) "sending len=%u" |
871 | mipsnet_receive(uint32_t size) "receiving len=%u" | |
872 | mipsnet_read(uint64_t addr, uint32_t val) "read addr=0x%" PRIx64 " val=0x%x" | |
903ec8ea | 873 | mipsnet_write(uint64_t addr, uint64_t val) "write addr=0x%" PRIx64 " val=0x%" PRIx64 "" |
83818f7c HP |
874 | mipsnet_irq(uint32_t isr, uint32_t intctl) "set irq to %d (%02x)" |
875 | ||
3ba00637 | 876 | # hw/isa/pc87312.c |
1ae41f44 HP |
877 | pc87312_io_read(uint32_t addr, uint32_t val) "read addr=%x val=%x" |
878 | pc87312_io_write(uint32_t addr, uint32_t val) "write addr=%x val=%x" | |
879 | pc87312_info_floppy(uint32_t base) "base 0x%x" | |
880 | pc87312_info_ide(uint32_t base) "base 0x%x" | |
881 | pc87312_info_parallel(uint32_t base, uint32_t irq) "base 0x%x, irq %u" | |
882 | pc87312_info_serial(int n, uint32_t base, uint32_t irq) "id=%d, base 0x%x, irq %u" | |
883 | ||
881d588a DF |
884 | # hw/scsi/vmw_pvscsi.c |
885 | pvscsi_ring_init_data(uint32_t txr_len_log2, uint32_t rxr_len_log2) "TX/RX rings logarithms set to %d/%d" | |
886 | pvscsi_ring_init_msg(uint32_t len_log2) "MSG ring logarithm set to %d" | |
887 | pvscsi_ring_flush_cmp(uint64_t filled_cmp_ptr) "new production counter of completion ring is 0x%"PRIx64"" | |
888 | pvscsi_ring_flush_msg(uint64_t filled_cmp_ptr) "new production counter of message ring is 0x%"PRIx64"" | |
889 | pvscsi_update_irq_level(bool raise, uint64_t mask, uint64_t status) "interrupt level set to %d (MASK: 0x%"PRIx64", STATUS: 0x%"PRIx64")" | |
890 | pvscsi_update_irq_msi(void) "sending MSI notification" | |
891 | pvscsi_cmp_ring_put(unsigned long addr) "got completion descriptor 0x%lx" | |
892 | pvscsi_msg_ring_put(unsigned long addr) "got message descriptor 0x%lx" | |
893 | pvscsi_complete_request(uint64_t context, uint64_t len, uint8_t sense_key) "completion: ctx: 0x%"PRIx64", len: 0x%"PRIx64", sense key: %u" | |
6e860b5d | 894 | pvscsi_get_sg_list(int nsg, size_t size) "get SG list: depth: %u, size: %zu" |
881d588a DF |
895 | pvscsi_get_next_sg_elem(uint32_t flags) "unknown flags in SG element (val: 0x%x)" |
896 | pvscsi_command_complete_not_found(uint32_t tag) "can't find request for tag 0x%x" | |
897 | pvscsi_command_complete_data_run(void) "not all data required for command transferred" | |
898 | pvscsi_command_complete_sense_len(int len) "sense information length is %d bytes" | |
899 | pvscsi_convert_sglist(uint64_t context, unsigned long addr, uint32_t resid) "element: ctx: 0x%"PRIx64" addr: 0x%lx, len: %ul" | |
900 | pvscsi_process_req_descr(uint8_t cmd, uint64_t ctx) "SCSI cmd 0x%x, ctx: 0x%"PRIx64"" | |
901 | pvscsi_process_req_descr_unknown_device(void) "command directed to unknown device rejected" | |
902 | pvscsi_process_req_descr_invalid_dir(void) "command with invalid transfer direction rejected" | |
903 | pvscsi_process_io(unsigned long addr) "got descriptor 0x%lx" | |
904 | pvscsi_on_cmd_noimpl(const char* cmd) "unimplemented command %s ignored" | |
905 | pvscsi_on_cmd_reset_dev(uint32_t tgt, int lun, void* dev) "PVSCSI_CMD_RESET_DEVICE[target %u lun %d (dev 0x%p)]" | |
906 | pvscsi_on_cmd_arrived(const char* cmd) "command %s arrived" | |
907 | pvscsi_on_cmd_abort(uint64_t ctx, uint32_t tgt) "command PVSCSI_CMD_ABORT_CMD for ctx 0x%"PRIx64", target %u" | |
908 | pvscsi_on_cmd_unknown(uint64_t cmd_id) "unknown command %"PRIx64"" | |
909 | pvscsi_on_cmd_unknown_data(uint32_t data) "data for unknown command 0x:%x" | |
910 | pvscsi_io_write(const char* cmd, uint64_t val) "%s write: %"PRIx64"" | |
911 | pvscsi_io_write_unknown(unsigned long addr, unsigned sz, uint64_t val) "unknown write address: 0x%lx size: %u bytes value: 0x%"PRIx64"" | |
912 | pvscsi_io_read(const char* cmd, uint64_t status) "%s read: 0x%"PRIx64"" | |
913 | pvscsi_io_read_unknown(unsigned long addr, unsigned sz) "unknown read address: 0x%lx size: %u bytes" | |
914 | pvscsi_init_msi_fail(int res) "failed to initialize MSI, error %d" | |
915 | pvscsi_state(const char* state) "starting %s ..." | |
916 | pvscsi_tx_rings_ppn(const char* label, uint64_t ppn) "%s page: %"PRIx64"" | |
917 | pvscsi_tx_rings_num_pages(const char* label, uint32_t num) "Number of %s pages: %u" | |
918 | ||
40893768 | 919 | # xen-hvm.c |
47f08d7a | 920 | xen_ram_alloc(unsigned long ram_addr, unsigned long size) "requested: %#lx, size %#lx" |
20581d20 | 921 | xen_client_set_memory(uint64_t start_addr, unsigned long size, bool log_dirty) "%#"PRIx64" size %#lx, log_dirty %i" |
3996e85c PD |
922 | xen_ioreq_server_create(uint32_t id) "id: %u" |
923 | xen_ioreq_server_destroy(uint32_t id) "id: %u" | |
924 | xen_ioreq_server_state(uint32_t id, bool enable) "id: %u: enable: %i" | |
925 | xen_map_mmio_range(uint32_t id, uint64_t start_addr, uint64_t end_addr) "id: %u start: %#"PRIx64" end: %#"PRIx64 | |
926 | xen_unmap_mmio_range(uint32_t id, uint64_t start_addr, uint64_t end_addr) "id: %u start: %#"PRIx64" end: %#"PRIx64 | |
927 | xen_map_portio_range(uint32_t id, uint64_t start_addr, uint64_t end_addr) "id: %u start: %#"PRIx64" end: %#"PRIx64 | |
928 | xen_unmap_portio_range(uint32_t id, uint64_t start_addr, uint64_t end_addr) "id: %u start: %#"PRIx64" end: %#"PRIx64 | |
929 | xen_map_pcidev(uint32_t id, uint8_t bus, uint8_t dev, uint8_t func) "id: %u bdf: %02x.%02x.%02x" | |
930 | xen_unmap_pcidev(uint32_t id, uint8_t bus, uint8_t dev, uint8_t func) "id: %u bdf: %02x.%02x.%02x" | |
432d268c JN |
931 | |
932 | # xen-mapcache.c | |
689d7e2f SH |
933 | xen_map_cache(uint64_t phys_addr) "want %#"PRIx64 |
934 | xen_remap_bucket(uint64_t index) "index %#"PRIx64 | |
47f08d7a | 935 | xen_map_cache_return(void* ptr) "%p" |
050a0ddf | 936 | |
40893768 | 937 | # hw/i386/xen/xen_platform.c |
47f08d7a | 938 | xen_platform_log(char *s) "xen platform: %s" |
00dccaf1 KW |
939 | |
940 | # qemu-coroutine.c | |
47f08d7a LV |
941 | qemu_coroutine_enter(void *from, void *to, void *opaque) "from %p to %p opaque %p" |
942 | qemu_coroutine_yield(void *from, void *to) "from %p to %p" | |
943 | qemu_coroutine_terminate(void *co) "self %p" | |
b96e9247 KW |
944 | |
945 | # qemu-coroutine-lock.c | |
02ffb504 | 946 | qemu_co_queue_run_restart(void *co) "co %p" |
bfe24e1a | 947 | qemu_co_queue_next(void *nxt) "next %p" |
47f08d7a LV |
948 | qemu_co_mutex_lock_entry(void *mutex, void *self) "mutex %p self %p" |
949 | qemu_co_mutex_lock_return(void *mutex, void *self) "mutex %p self %p" | |
950 | qemu_co_mutex_unlock_entry(void *mutex, void *self) "mutex %p self %p" | |
951 | qemu_co_mutex_unlock_return(void *mutex, void *self) "mutex %p self %p" | |
30c2f238 | 952 | |
3ba00637 | 953 | # hw/char/escc.c |
47f08d7a LV |
954 | escc_put_queue(char channel, int b) "channel %c put: 0x%02x" |
955 | escc_get_queue(char channel, int val) "channel %c get 0x%02x" | |
956 | escc_update_irq(int irq) "IRQ = %d" | |
957 | escc_update_parameters(char channel, int speed, int parity, int data_bits, int stop_bits) "channel %c: speed=%d parity=%c data=%d stop=%d" | |
958 | escc_mem_writeb_ctrl(char channel, uint32_t reg, uint32_t val) "Write channel %c, reg[%d] = %2.2x" | |
959 | escc_mem_writeb_data(char channel, uint32_t val) "Write channel %c, ch %d" | |
960 | escc_mem_readb_ctrl(char channel, uint32_t reg, uint8_t val) "Read channel %c, reg[%d] = %2.2x" | |
961 | escc_mem_readb_data(char channel, uint32_t ret) "Read channel %c, ch %d" | |
962 | escc_serial_receive_byte(char channel, int ch) "channel %c put ch %d" | |
65e7545e GH |
963 | escc_sunkbd_event_in(int ch, const char *name, int down) "QKeyCode 0x%2.2x [%s], down %d" |
964 | escc_sunkbd_event_out(int ch) "Translated keycode 0x%2.2x" | |
47f08d7a LV |
965 | escc_kbd_command(int val) "Command %d" |
966 | escc_sunmouse_event(int dx, int dy, int buttons_state) "dx=%d dy=%d buttons=%01x" | |
bf4b9889 | 967 | |
3ba00637 | 968 | # hw/scsi/esp.c |
3af4e9aa HP |
969 | esp_error_fifo_overrun(void) "FIFO overrun" |
970 | esp_error_unhandled_command(uint32_t val) "unhandled command (%2.2x)" | |
971 | esp_error_invalid_write(uint32_t val, uint32_t addr) "invalid write of 0x%02x at [0x%x]" | |
bf4b9889 BS |
972 | esp_raise_irq(void) "Raise IRQ" |
973 | esp_lower_irq(void) "Lower IRQ" | |
974 | esp_dma_enable(void) "Raise enable" | |
975 | esp_dma_disable(void) "Lower enable" | |
976 | esp_get_cmd(uint32_t dmalen, int target) "len %d target %d" | |
977 | esp_do_busid_cmd(uint8_t busid) "busid 0x%x" | |
978 | esp_handle_satn_stop(uint32_t cmdlen) "cmdlen %d" | |
979 | esp_write_response(uint32_t status) "Transfer status (status=%d)" | |
980 | esp_do_dma(uint32_t cmdlen, uint32_t len) "command len %d + %d" | |
981 | esp_command_complete(void) "SCSI Command complete" | |
982 | esp_command_complete_unexpected(void) "SCSI command completed unexpectedly" | |
983 | esp_command_complete_fail(void) "Command failed" | |
984 | esp_transfer_data(uint32_t dma_left, int32_t ti_size) "transfer %d/%d" | |
985 | esp_handle_ti(uint32_t minlen) "Transfer Information len %d" | |
986 | esp_handle_ti_cmd(uint32_t cmdlen) "command len %d" | |
987 | esp_mem_readb(uint32_t saddr, uint8_t reg) "reg[%d]: 0x%2.2x" | |
988 | esp_mem_writeb(uint32_t saddr, uint8_t reg, uint32_t val) "reg[%d]: 0x%2.2x -> 0x%2.2x" | |
989 | esp_mem_writeb_cmd_nop(uint32_t val) "NOP (%2.2x)" | |
990 | esp_mem_writeb_cmd_flush(uint32_t val) "Flush FIFO (%2.2x)" | |
991 | esp_mem_writeb_cmd_reset(uint32_t val) "Chip reset (%2.2x)" | |
992 | esp_mem_writeb_cmd_bus_reset(uint32_t val) "Bus reset (%2.2x)" | |
993 | esp_mem_writeb_cmd_iccs(uint32_t val) "Initiator Command Complete Sequence (%2.2x)" | |
994 | esp_mem_writeb_cmd_msgacc(uint32_t val) "Message Accepted (%2.2x)" | |
995 | esp_mem_writeb_cmd_pad(uint32_t val) "Transfer padding (%2.2x)" | |
996 | esp_mem_writeb_cmd_satn(uint32_t val) "Set ATN (%2.2x)" | |
6915bff1 | 997 | esp_mem_writeb_cmd_rstatn(uint32_t val) "Reset ATN (%2.2x)" |
bf4b9889 BS |
998 | esp_mem_writeb_cmd_sel(uint32_t val) "Select without ATN (%2.2x)" |
999 | esp_mem_writeb_cmd_selatn(uint32_t val) "Select with ATN (%2.2x)" | |
1000 | esp_mem_writeb_cmd_selatns(uint32_t val) "Select with ATN & stop (%2.2x)" | |
1001 | esp_mem_writeb_cmd_ensel(uint32_t val) "Enable selection (%2.2x)" | |
6fe84c18 | 1002 | esp_mem_writeb_cmd_dissel(uint32_t val) "Disable selection (%2.2x)" |
3ba00637 MA |
1003 | |
1004 | # hw/scsi/esp-pci.c | |
fabaaf1d HP |
1005 | esp_pci_error_invalid_dma_direction(void) "invalid DMA transfer direction" |
1006 | esp_pci_error_invalid_read(uint32_t reg) "read access outside bounds (reg 0x%x)" | |
1007 | esp_pci_error_invalid_write(uint32_t reg) "write access outside bounds (reg 0x%x)" | |
1008 | esp_pci_error_invalid_write_dma(uint32_t val, uint32_t addr) "invalid write of 0x%02x at [0x%x]" | |
1009 | esp_pci_dma_read(uint32_t saddr, uint32_t reg) "reg[%d]: 0x%8.8x" | |
1010 | esp_pci_dma_write(uint32_t saddr, uint32_t reg, uint32_t val) "reg[%d]: 0x%8.8x -> 0x%8.8x" | |
1011 | esp_pci_dma_idle(uint32_t val) "IDLE (%.8x)" | |
1012 | esp_pci_dma_blast(uint32_t val) "BLAST (%.8x)" | |
1013 | esp_pci_dma_abort(uint32_t val) "ABORT (%.8x)" | |
1014 | esp_pci_dma_start(uint32_t val) "START (%.8x)" | |
1015 | esp_pci_sbac_read(uint32_t reg) "sbac: 0x%8.8x" | |
1016 | esp_pci_sbac_write(uint32_t reg, uint32_t val) "sbac: 0x%8.8x -> 0x%8.8x" | |
89bd820a SH |
1017 | |
1018 | # monitor.c | |
1019 | handle_qmp_command(void *mon, const char *cmd_name) "mon %p cmd_name \"%s\"" | |
1020 | monitor_protocol_emitter(void *mon) "mon %p" | |
afeecec2 DB |
1021 | monitor_protocol_event_handler(uint32_t event, void *data, uint64_t last, uint64_t now) "event=%d data=%p last=%" PRId64 " now=%" PRId64 |
1022 | monitor_protocol_event_emit(uint32_t event, void *data) "event=%d data=%p" | |
1023 | monitor_protocol_event_queue(uint32_t event, void *data, uint64_t rate, uint64_t last, uint64_t now) "event=%d data=%p rate=%" PRId64 " last=%" PRId64 " now=%" PRId64 | |
1024 | monitor_protocol_event_throttle(uint32_t event, uint64_t rate) "event=%d rate=%" PRId64 | |
342407fd | 1025 | |
3ba00637 | 1026 | # hw/net/opencores_eth.c |
342407fd MF |
1027 | open_eth_mii_write(unsigned idx, uint16_t v) "MII[%02x] <- %04x" |
1028 | open_eth_mii_read(unsigned idx, uint16_t v) "MII[%02x] -> %04x" | |
1029 | open_eth_update_irq(uint32_t v) "IRQ <- %x" | |
1030 | open_eth_receive(unsigned len) "RX: len: %u" | |
1031 | open_eth_receive_mcast(unsigned idx, uint32_t h0, uint32_t h1) "MCAST: idx = %u, hash: %08x:%08x" | |
1032 | open_eth_receive_reject(void) "RX: rejected" | |
1033 | open_eth_receive_desc(uint32_t addr, uint32_t len_flags) "RX: %08x, len_flags: %08x" | |
1034 | open_eth_start_xmit(uint32_t addr, unsigned len, unsigned tx_len) "TX: %08x, len: %u, tx_len: %u" | |
1035 | open_eth_reg_read(uint32_t addr, uint32_t v) "MAC[%02x] -> %08x" | |
1036 | open_eth_reg_write(uint32_t addr, uint32_t v) "MAC[%02x] <- %08x" | |
1037 | open_eth_desc_read(uint32_t addr, uint32_t v) "DESC[%04x] -> %08x" | |
1038 | open_eth_desc_write(uint32_t addr, uint32_t v) "DESC[%04x] <- %08x" | |
1f99b949 | 1039 | |
c572f23a | 1040 | # hw/9pfs/virtio-9p.c |
7999f7e1 | 1041 | v9fs_rerror(uint16_t tag, uint8_t id, int err) "tag %d id %d err %d" |
c572f23a HPB |
1042 | v9fs_version(uint16_t tag, uint8_t id, int32_t msize, char* version) "tag %d id %d msize %d version %s" |
1043 | v9fs_version_return(uint16_t tag, uint8_t id, int32_t msize, char* version) "tag %d id %d msize %d version %s" | |
c76eaf13 | 1044 | v9fs_attach(uint16_t tag, uint8_t id, int32_t fid, int32_t afid, char* uname, char* aname) "tag %u id %u fid %d afid %d uname %s aname %s" |
c572f23a HPB |
1045 | v9fs_attach_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path) "tag %d id %d type %d version %d path %"PRId64"" |
1046 | v9fs_stat(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d" | |
1047 | v9fs_stat_return(uint16_t tag, uint8_t id, int32_t mode, int32_t atime, int32_t mtime, int64_t length) "tag %d id %d stat={mode %d atime %d mtime %d length %"PRId64"}" | |
1048 | v9fs_getattr(uint16_t tag, uint8_t id, int32_t fid, uint64_t request_mask) "tag %d id %d fid %d request_mask %"PRIu64"" | |
1049 | v9fs_getattr_return(uint16_t tag, uint8_t id, uint64_t result_mask, uint32_t mode, uint32_t uid, uint32_t gid) "tag %d id %d getattr={result_mask %"PRId64" mode %u uid %u gid %u}" | |
1050 | v9fs_walk(uint16_t tag, uint8_t id, int32_t fid, int32_t newfid, uint16_t nwnames) "tag %d id %d fid %d newfid %d nwnames %d" | |
1051 | v9fs_walk_return(uint16_t tag, uint8_t id, uint16_t nwnames, void* qids) "tag %d id %d nwnames %d qids %p" | |
1052 | v9fs_open(uint16_t tag, uint8_t id, int32_t fid, int32_t mode) "tag %d id %d fid %d mode %d" | |
1053 | v9fs_open_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int iounit) "tag %d id %d qid={type %d version %d path %"PRId64"} iounit %d" | |
1054 | v9fs_lcreate(uint16_t tag, uint8_t id, int32_t dfid, int32_t flags, int32_t mode, uint32_t gid) "tag %d id %d dfid %d flags %d mode %d gid %u" | |
1055 | v9fs_lcreate_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int32_t iounit) "tag %d id %d qid={type %d version %d path %"PRId64"} iounit %d" | |
1056 | v9fs_fsync(uint16_t tag, uint8_t id, int32_t fid, int datasync) "tag %d id %d fid %d datasync %d" | |
1057 | v9fs_clunk(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d" | |
2f008a8c | 1058 | v9fs_read(uint16_t tag, uint8_t id, int32_t fid, uint64_t off, uint32_t max_count) "tag %d id %d fid %d off %"PRIu64" max_count %u" |
c572f23a | 1059 | v9fs_read_return(uint16_t tag, uint8_t id, int32_t count, ssize_t err) "tag %d id %d count %d err %zd" |
2f008a8c AK |
1060 | v9fs_readdir(uint16_t tag, uint8_t id, int32_t fid, uint64_t offset, uint32_t max_count) "tag %d id %d fid %d offset %"PRIu64" max_count %u" |
1061 | v9fs_readdir_return(uint16_t tag, uint8_t id, uint32_t count, ssize_t retval) "tag %d id %d count %u retval %zd" | |
1062 | v9fs_write(uint16_t tag, uint8_t id, int32_t fid, uint64_t off, uint32_t count, int cnt) "tag %d id %d fid %d off %"PRIu64" count %u cnt %d" | |
c572f23a HPB |
1063 | v9fs_write_return(uint16_t tag, uint8_t id, int32_t total, ssize_t err) "tag %d id %d total %d err %zd" |
1064 | v9fs_create(uint16_t tag, uint8_t id, int32_t fid, char* name, int32_t perm, int8_t mode) "tag %d id %d fid %d name %s perm %d mode %d" | |
1065 | v9fs_create_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int iounit) "tag %d id %d qid={type %d version %d path %"PRId64"} iounit %d" | |
1066 | v9fs_symlink(uint16_t tag, uint8_t id, int32_t fid, char* name, char* symname, uint32_t gid) "tag %d id %d fid %d name %s symname %s gid %u" | |
1067 | v9fs_symlink_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path) "tag %d id %d qid={type %d version %d path %"PRId64"}" | |
1068 | v9fs_flush(uint16_t tag, uint8_t id, int16_t flush_tag) "tag %d id %d flush_tag %d" | |
1069 | v9fs_link(uint16_t tag, uint8_t id, int32_t dfid, int32_t oldfid, char* name) "tag %d id %d dfid %d oldfid %d name %s" | |
1070 | v9fs_remove(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d" | |
c76eaf13 | 1071 | v9fs_wstat(uint16_t tag, uint8_t id, int32_t fid, int32_t mode, int32_t atime, int32_t mtime) "tag %u id %u fid %d stat={mode %d atime %d mtime %d}" |
c572f23a HPB |
1072 | v9fs_mknod(uint16_t tag, uint8_t id, int32_t fid, int mode, int major, int minor) "tag %d id %d fid %d mode %d major %d minor %d" |
1073 | v9fs_mknod_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path) "tag %d id %d qid={type %d version %d path %"PRId64"}" | |
1074 | v9fs_lock(uint16_t tag, uint8_t id, int32_t fid, uint8_t type, uint64_t start, uint64_t length) "tag %d id %d fid %d type %d start %"PRIu64" length %"PRIu64"" | |
1075 | v9fs_lock_return(uint16_t tag, uint8_t id, int8_t status) "tag %d id %d status %d" | |
1076 | v9fs_getlock(uint16_t tag, uint8_t id, int32_t fid, uint8_t type, uint64_t start, uint64_t length)"tag %d id %d fid %d type %d start %"PRIu64" length %"PRIu64"" | |
1077 | v9fs_getlock_return(uint16_t tag, uint8_t id, uint8_t type, uint64_t start, uint64_t length, uint32_t proc_id) "tag %d id %d type %d start %"PRIu64" length %"PRIu64" proc_id %u" | |
c76eaf13 SW |
1078 | v9fs_mkdir(uint16_t tag, uint8_t id, int32_t fid, char* name, int mode, uint32_t gid) "tag %u id %u fid %d name %s mode %d gid %u" |
1079 | v9fs_mkdir_return(uint16_t tag, uint8_t id, int8_t type, int32_t version, int64_t path, int err) "tag %u id %u qid={type %d version %d path %"PRId64"} err %d" | |
c572f23a HPB |
1080 | v9fs_xattrwalk(uint16_t tag, uint8_t id, int32_t fid, int32_t newfid, char* name) "tag %d id %d fid %d newfid %d name %s" |
1081 | v9fs_xattrwalk_return(uint16_t tag, uint8_t id, int64_t size) "tag %d id %d size %"PRId64"" | |
1082 | v9fs_xattrcreate(uint16_t tag, uint8_t id, int32_t fid, char* name, int64_t size, int flags) "tag %d id %d fid %d name %s size %"PRId64" flags %d" | |
1083 | v9fs_readlink(uint16_t tag, uint8_t id, int32_t fid) "tag %d id %d fid %d" | |
1084 | v9fs_readlink_return(uint16_t tag, uint8_t id, char* target) "tag %d id %d name %s" | |
ec0ceb17 BS |
1085 | |
1086 | # target-sparc/mmu_helper.c | |
1087 | mmu_helper_dfault(uint64_t address, uint64_t context, int mmu_idx, uint32_t tl) "DFAULT at %"PRIx64" context %"PRIx64" mmu_idx=%d tl=%d" | |
1088 | mmu_helper_dprot(uint64_t address, uint64_t context, int mmu_idx, uint32_t tl) "DPROT at %"PRIx64" context %"PRIx64" mmu_idx=%d tl=%d" | |
1089 | mmu_helper_dmiss(uint64_t address, uint64_t context) "DMISS at %"PRIx64" context %"PRIx64"" | |
1090 | mmu_helper_tfault(uint64_t address, uint64_t context) "TFAULT at %"PRIx64" context %"PRIx64"" | |
1091 | mmu_helper_tmiss(uint64_t address, uint64_t context) "TMISS at %"PRIx64" context %"PRIx64"" | |
1092 | mmu_helper_get_phys_addr_code(uint32_t tl, int mmu_idx, uint64_t prim_context, uint64_t sec_context, uint64_t address) "tl=%d mmu_idx=%d primary context=%"PRIx64" secondary context=%"PRIx64" address=%"PRIx64"" | |
1093 | mmu_helper_get_phys_addr_data(uint32_t tl, int mmu_idx, uint64_t prim_context, uint64_t sec_context, uint64_t address) "tl=%d mmu_idx=%d primary context=%"PRIx64" secondary context=%"PRIx64" address=%"PRIx64"" | |
1094 | mmu_helper_mmu_fault(uint64_t address, uint64_t paddr, int mmu_idx, uint32_t tl, uint64_t prim_context, uint64_t sec_context) "Translate at %"PRIx64" -> %"PRIx64", mmu_idx=%d tl=%d primary context=%"PRIx64" secondary context=%"PRIx64"" | |
11e66bca | 1095 | |
3ba00637 | 1096 | # target-sparc/int64_helper.c |
11e66bca BS |
1097 | int_helper_set_softint(uint32_t softint) "new %08x" |
1098 | int_helper_clear_softint(uint32_t softint) "new %08x" | |
1099 | int_helper_write_softint(uint32_t softint) "new %08x" | |
3ba00637 MA |
1100 | |
1101 | # target-sparc/int32_helper.c | |
11e66bca BS |
1102 | int_helper_icache_freeze(void) "Instruction cache: freeze" |
1103 | int_helper_dcache_freeze(void) "Data cache: freeze" | |
870be6ad BS |
1104 | |
1105 | # target-sparc/win_helper.c | |
1106 | win_helper_gregset_error(uint32_t pstate) "ERROR in get_gregset: active pstate bits=%x" | |
1107 | win_helper_switch_pstate(uint32_t pstate_regs, uint32_t new_pstate_regs) "change_pstate: switching regs old=%x new=%x" | |
1108 | win_helper_no_switch_pstate(uint32_t new_pstate_regs) "change_pstate: regs new=%x (unchanged)" | |
1109 | win_helper_wrpil(uint32_t psrpil, uint32_t new_pil) "old=%x new=%x" | |
1110 | win_helper_done(uint32_t tl) "tl=%d" | |
1111 | win_helper_retry(uint32_t tl) "tl=%d" | |
c57c4658 KW |
1112 | |
1113 | # dma-helpers.c | |
4be74634 | 1114 | dma_blk_io(void *dbs, void *bs, int64_t sector_num, bool to_dev) "dbs=%p bs=%p sector_num=%" PRId64 " to_dev=%d" |
c57c4658 KW |
1115 | dma_aio_cancel(void *dbs) "dbs=%p" |
1116 | dma_complete(void *dbs, int ret, void *cb) "dbs=%p ret=%d cb=%p" | |
4be74634 | 1117 | dma_blk_cb(void *dbs, int ret) "dbs=%p ret=%d" |
c57c4658 | 1118 | dma_map_wait(void *dbs) "dbs=%p" |
cdbc19dd | 1119 | |
3ba00637 | 1120 | # ui/console.c |
437fe106 | 1121 | console_gfx_new(void) "" |
5d28b0e9 SW |
1122 | console_putchar_csi(int esc_param0, int esc_param1, int ch, int nb_esc_params) "escape sequence CSI%d;%d%c, %d parameters" |
1123 | console_putchar_unhandled(int ch) "unhandled escape character '%c'" | |
437fe106 GH |
1124 | console_txt_new(int w, int h) "%dx%d" |
1125 | console_select(int nr) "%d" | |
0f7b2864 | 1126 | console_refresh(int interval) "interval %d ms" |
da229ef3 | 1127 | displaysurface_create(void *display_surface, int w, int h) "surface=%p, %dx%d" |
30f1e661 | 1128 | displaysurface_create_from(void *display_surface, int w, int h, uint32_t format) "surface=%p, %dx%d, format 0x%x" |
da229ef3 | 1129 | displaysurface_free(void *display_surface) "surface=%p" |
7c20b4a3 GH |
1130 | displaychangelistener_register(void *dcl, const char *name) "%p [ %s ]" |
1131 | displaychangelistener_unregister(void *dcl, const char *name) "%p [ %s ]" | |
72750018 | 1132 | ppm_save(const char *filename, void *display_surface) "%s surface=%p" |
3ba00637 | 1133 | |
ef0dd982 | 1134 | # ui/gtk.c |
74444bc1 GH |
1135 | gd_switch(const char *tab, int width, int height) "tab=%s, width=%d, height=%d" |
1136 | gd_update(const char *tab, int x, int y, int w, int h) "tab=%s, x=%d, y=%d, w=%d, h=%d" | |
1137 | gd_key_event(const char *tab, int gdk_keycode, int qemu_keycode, const char *action) "tab=%s, translated GDK keycode %d to QEMU keycode %d (%s)" | |
1c856da5 | 1138 | gd_grab(const char *tab, const char *device, bool on) "tab=%s, %s %d" |
ef0dd982 | 1139 | |
40066175 GH |
1140 | # ui/vnc.c |
1141 | vnc_key_guest_leds(bool caps, bool num, bool scroll) "caps %d, num %d, scroll %d" | |
1142 | vnc_key_map_init(const char *layout) "%s" | |
1143 | vnc_key_event_ext(bool down, int sym, int keycode, const char *name) "down %d, sym 0x%x, keycode 0x%x [%s]" | |
1144 | vnc_key_event_map(bool down, int sym, int keycode, const char *name) "down %d, sym 0x%x -> keycode 0x%x [%s]" | |
1145 | vnc_key_sync_numlock(bool on) "%d" | |
1146 | vnc_key_sync_capslock(bool on) "%d" | |
1147 | ||
c43ce551 | 1148 | # ui/input.c |
2386a907 | 1149 | input_event_key_number(int conidx, int number, const char *qcode, bool down) "con %d, key number 0x%x [%s], down %d" |
c43ce551 GH |
1150 | input_event_key_qcode(int conidx, const char *qcode, bool down) "con %d, key qcode %s, down %d" |
1151 | input_event_btn(int conidx, const char *btn, bool down) "con %d, button %s, down %d" | |
1152 | input_event_rel(int conidx, const char *axis, int value) "con %d, axis %s, value %d" | |
1153 | input_event_abs(int conidx, const char *axis, int value) "con %d, axis %s, value 0x%x" | |
1154 | input_event_sync(void) "" | |
a8dfb1c3 | 1155 | input_mouse_mode(int absolute) "absolute %d" |
c43ce551 | 1156 | |
3ba00637 | 1157 | # hw/display/vmware_vga.c |
7a6404cd GH |
1158 | vmware_value_read(uint32_t index, uint32_t value) "index %d, value 0x%x" |
1159 | vmware_value_write(uint32_t index, uint32_t value) "index %d, value 0x%x" | |
1160 | vmware_palette_read(uint32_t index, uint32_t value) "index %d, value 0x%x" | |
1161 | vmware_palette_write(uint32_t index, uint32_t value) "index %d, value 0x%x" | |
1162 | vmware_scratch_read(uint32_t index, uint32_t value) "index %d, value 0x%x" | |
1163 | vmware_scratch_write(uint32_t index, uint32_t value) "index %d, value 0x%x" | |
eb2f9b02 | 1164 | vmware_setmode(uint32_t w, uint32_t h, uint32_t bpp) "%dx%d @ %d bpp" |
c480bb7d | 1165 | |
517a13c9 | 1166 | # savevm.c |
a5df2a02 DDAG |
1167 | qemu_loadvm_state_section(unsigned int section_type) "%d" |
1168 | qemu_loadvm_state_section_partend(uint32_t section_id) "%u" | |
1169 | qemu_loadvm_state_section_startfull(uint32_t section_id, const char *idstr, uint32_t instance_id, uint32_t version_id) "%u(%s) %u %u" | |
464400f6 | 1170 | savevm_section_start(const char *id, unsigned int section_id) "%s, section_id %u" |
a5df2a02 | 1171 | savevm_section_end(const char *id, unsigned int section_id, int ret) "%s, section_id %u -> %d" |
9013dca5 AK |
1172 | savevm_state_begin(void) "" |
1173 | savevm_state_iterate(void) "" | |
1174 | savevm_state_complete(void) "" | |
1175 | savevm_state_cancel(void) "" | |
1176 | vmstate_save(const char *idstr, const char *vmsd_name) "%s, %s" | |
1177 | vmstate_load(const char *idstr, const char *vmsd_name) "%s, %s" | |
9013dca5 AK |
1178 | qemu_announce_self_iter(const char *mac) "%s" |
1179 | ||
40893768 MA |
1180 | # vmstate.c |
1181 | vmstate_load_field_error(const char *field, int ret) "field \"%s\" load failed, ret = %d" | |
a5df2a02 DDAG |
1182 | vmstate_load_state(const char *name, int version_id) "%s v%d" |
1183 | vmstate_load_state_end(const char *name, const char *reason, int val) "%s %s/%d" | |
1184 | vmstate_load_state_field(const char *name, const char *field) "%s:%s" | |
1185 | vmstate_subsection_load(const char *parent) "%s" | |
1186 | vmstate_subsection_load_bad(const char *parent, const char *sub) "%s: %s" | |
1187 | vmstate_subsection_load_good(const char *parent) "%s" | |
40893768 | 1188 | |
9013dca5 AK |
1189 | # qemu-file.c |
1190 | qemu_file_fclose(void) "" | |
517a13c9 | 1191 | |
3c12193d JQ |
1192 | # arch_init.c |
1193 | migration_bitmap_sync_start(void) "" | |
1194 | migration_bitmap_sync_end(uint64_t dirty_pages) "dirty_pages %" PRIu64"" | |
7ca1dfad | 1195 | migration_throttle(void) "" |
3c12193d | 1196 | |
3ba00637 | 1197 | # hw/display/qxl.c |
c480bb7d AL |
1198 | disable qxl_interface_set_mm_time(int qid, uint32_t mm_time) "%d %d" |
1199 | disable qxl_io_write_vga(int qid, const char *mode, uint32_t addr, uint32_t val) "%d %s addr=%u val=%u" | |
95b752bc | 1200 | qxl_create_guest_primary(int qid, uint32_t width, uint32_t height, uint64_t mem, uint32_t format, uint32_t position) "%d %ux%u mem=%" PRIx64 " %u,%u" |
c480bb7d AL |
1201 | qxl_create_guest_primary_rest(int qid, int32_t stride, uint32_t type, uint32_t flags) "%d %d,%d,%d" |
1202 | qxl_destroy_primary(int qid) "%d" | |
1203 | qxl_enter_vga_mode(int qid) "%d" | |
1204 | qxl_exit_vga_mode(int qid) "%d" | |
1205 | qxl_hard_reset(int qid, int64_t loadvm) "%d loadvm=%"PRId64"" | |
1206 | qxl_interface_async_complete_io(int qid, uint32_t current_async, void *cookie) "%d current=%d cookie=%p" | |
1207 | qxl_interface_attach_worker(int qid) "%d" | |
1208 | qxl_interface_get_init_info(int qid) "%d" | |
1209 | qxl_interface_set_compression_level(int qid, int64_t level) "%d %"PRId64 | |
1210 | qxl_interface_update_area_complete(int qid, uint32_t surface_id, uint32_t dirty_left, uint32_t dirty_right, uint32_t dirty_top, uint32_t dirty_bottom) "%d surface=%d [%d,%d,%d,%d]" | |
1211 | qxl_interface_update_area_complete_rest(int qid, uint32_t num_updated_rects) "%d #=%d" | |
1212 | qxl_interface_update_area_complete_overflow(int qid, int max) "%d max=%d" | |
1213 | qxl_interface_update_area_complete_schedule_bh(int qid, uint32_t num_dirty) "%d #dirty=%d" | |
1214 | qxl_io_destroy_primary_ignored(int qid, const char *mode) "%d %s" | |
a639ab04 | 1215 | qxl_io_log(int qid, const uint8_t *log_buf) "%d %s" |
c480bb7d | 1216 | qxl_io_read_unexpected(int qid) "%d" |
917ae08c | 1217 | qxl_io_unexpected_vga_mode(int qid, uint64_t addr, uint64_t val, const char *desc) "%d 0x%"PRIx64"=%"PRIu64" (%s)" |
18b20385 | 1218 | qxl_io_write(int qid, const char *mode, uint64_t addr, const char *aname, uint64_t val, unsigned size, int async) "%d %s addr=%"PRIu64 " (%s) val=%"PRIu64" size=%u async=%d" |
c480bb7d AL |
1219 | qxl_memslot_add_guest(int qid, uint32_t slot_id, uint64_t guest_start, uint64_t guest_end) "%d %u: guest phys 0x%"PRIx64 " - 0x%" PRIx64 |
1220 | qxl_post_load(int qid, const char *mode) "%d %s" | |
1221 | qxl_pre_load(int qid) "%d" | |
1222 | qxl_pre_save(int qid) "%d" | |
1223 | qxl_reset_surfaces(int qid) "%d" | |
1224 | qxl_ring_command_check(int qid, const char *mode) "%d %s" | |
1225 | qxl_ring_command_get(int qid, const char *mode) "%d %s" | |
1226 | qxl_ring_command_req_notification(int qid) "%d" | |
1227 | qxl_ring_cursor_check(int qid, const char *mode) "%d %s" | |
1228 | qxl_ring_cursor_get(int qid, const char *mode) "%d %s" | |
1229 | qxl_ring_cursor_req_notification(int qid) "%d" | |
1230 | qxl_ring_res_push(int qid, const char *mode, uint32_t surface_count, uint32_t free_res, void *last_release, const char *notify) "%d %s s#=%d res#=%d last=%p notify=%s" | |
1231 | qxl_ring_res_push_rest(int qid, uint32_t ring_has, uint32_t ring_size, uint32_t prod, uint32_t cons) "%d ring %d/%d [%d,%d]" | |
1232 | qxl_ring_res_put(int qid, uint32_t free_res) "%d #res=%d" | |
1233 | qxl_set_mode(int qid, int modenr, uint32_t x_res, uint32_t y_res, uint32_t bits, uint64_t devmem) "%d mode=%d [ x=%d y=%d @ bpp=%d devmem=0x%" PRIx64 " ]" | |
1234 | qxl_soft_reset(int qid) "%d" | |
c480bb7d AL |
1235 | qxl_spice_destroy_surfaces_complete(int qid) "%d" |
1236 | qxl_spice_destroy_surfaces(int qid, int async) "%d async=%d" | |
1237 | qxl_spice_destroy_surface_wait_complete(int qid, uint32_t id) "%d sid=%d" | |
1238 | qxl_spice_destroy_surface_wait(int qid, uint32_t id, int async) "%d sid=%d async=%d" | |
1239 | qxl_spice_flush_surfaces_async(int qid, uint32_t surface_count, uint32_t num_free_res) "%d s#=%d, res#=%d" | |
917ae08c | 1240 | qxl_spice_monitors_config(int qid) "%d" |
c480bb7d AL |
1241 | qxl_spice_loadvm_commands(int qid, void *ext, uint32_t count) "%d ext=%p count=%d" |
1242 | qxl_spice_oom(int qid) "%d" | |
1243 | qxl_spice_reset_cursor(int qid) "%d" | |
1244 | qxl_spice_reset_image_cache(int qid) "%d" | |
1245 | qxl_spice_reset_memslots(int qid) "%d" | |
1246 | qxl_spice_update_area(int qid, uint32_t surface_id, uint32_t left, uint32_t right, uint32_t top, uint32_t bottom) "%d sid=%d [%d,%d,%d,%d]" | |
1247 | qxl_spice_update_area_rest(int qid, uint32_t num_dirty_rects, uint32_t clear_dirty_region) "%d #d=%d clear=%d" | |
1248 | qxl_surfaces_dirty(int qid, int surface, int offset, int size) "%d surface=%d offset=%d size=%d" | |
917ae08c | 1249 | qxl_send_events(int qid, uint32_t events) "%d %d" |
511aefb0 | 1250 | qxl_send_events_vm_stopped(int qid, uint32_t events) "%d %d" |
917ae08c | 1251 | qxl_set_guest_bug(int qid) "%d" |
a639ab04 AL |
1252 | qxl_interrupt_client_monitors_config(int qid, int num_heads, void *heads) "%d %d %p" |
1253 | qxl_client_monitors_config_unsupported_by_guest(int qid, uint32_t int_mask, void *client_monitors_config) "%d %X %p" | |
e0ac6097 | 1254 | qxl_client_monitors_config_unsupported_by_device(int qid, int revision) "%d revision=%d" |
a639ab04 AL |
1255 | qxl_client_monitors_config_capped(int qid, int requested, int limit) "%d %d %d" |
1256 | qxl_client_monitors_config_crc(int qid, unsigned size, uint32_t crc32) "%d %u %u" | |
e0ac6097 | 1257 | qxl_set_client_capabilities_unsupported_by_revision(int qid, int revision) "%d revision=%d" |
d53291cf | 1258 | |
3ba00637 MA |
1259 | # ui/spice-display.c |
1260 | qemu_spice_add_memslot(int qid, uint32_t slot_id, unsigned long virt_start, unsigned long virt_end, int async) "%d %u: host virt 0x%lx - 0x%lx async=%d" | |
1261 | qemu_spice_del_memslot(int qid, uint32_t gid, uint32_t slot_id) "%d gid=%u sid=%u" | |
1262 | qemu_spice_create_primary_surface(int qid, uint32_t sid, void *surface, int async) "%d sid=%u surface=%p async=%d" | |
1263 | qemu_spice_destroy_primary_surface(int qid, uint32_t sid, int async) "%d sid=%u async=%d" | |
1264 | qemu_spice_wakeup(uint32_t qid) "%d" | |
1265 | qemu_spice_create_update(uint32_t left, uint32_t right, uint32_t top, uint32_t bottom) "lr %d -> %d, tb -> %d -> %d" | |
1266 | ||
1267 | # hw/display/qxl-render.c | |
d53291cf AL |
1268 | qxl_render_blit(int32_t stride, int32_t left, int32_t right, int32_t top, int32_t bottom) "stride=%d [%d, %d, %d, %d]" |
1269 | qxl_render_guest_primary_resized(int32_t width, int32_t height, int32_t stride, int32_t bytes_pp, int32_t bits_pp) "%dx%d, stride %d, bpp %d, depth %d" | |
1270 | qxl_render_update_area_done(void *cookie) "%p" | |
a2950fb6 | 1271 | |
3ba00637 | 1272 | # hw/ppc/spapr_pci.c |
9a321e92 | 1273 | spapr_pci_msi(const char *msg, uint32_t ca) "%s (cfg=%x)" |
0ee2c058 | 1274 | spapr_pci_msi_setup(const char *name, unsigned vector, uint64_t addr) "dev\"%s\" vector %u, addr=%"PRIx64 |
9a321e92 | 1275 | spapr_pci_rtas_ibm_change_msi(unsigned cfg, unsigned func, unsigned req, unsigned first) "cfgaddr %x func %u, requested %u, first irq %u" |
0ee2c058 AK |
1276 | spapr_pci_rtas_ibm_query_interrupt_source_number(unsigned ioa, unsigned intr) "queries for #%u, IRQ%u" |
1277 | spapr_pci_msi_write(uint64_t addr, uint64_t data, uint32_t dt_irq) "@%"PRIx64"<=%"PRIx64" IRQ %u" | |
a2950fb6 | 1278 | spapr_pci_lsi_set(const char *busname, int pin, uint32_t irq) "%s PIN%d IRQ %u" |
9a321e92 | 1279 | spapr_pci_msi_retry(unsigned config_addr, unsigned req_num, unsigned max_irqs) "Guest device at %x asked %u, have only %u" |
500efa23 | 1280 | |
7828d750 DK |
1281 | # hw/pci/pci.c |
1282 | pci_update_mappings_del(void *d, uint32_t bus, uint32_t func, uint32_t slot, int bar, uint64_t addr, uint64_t size) "d=%p %02x:%02x.%x %d,%#"PRIx64"+%#"PRIx64 | |
1283 | pci_update_mappings_add(void *d, uint32_t bus, uint32_t func, uint32_t slot, int bar, uint64_t addr, uint64_t size) "d=%p %02x:%02x.%x %d,%#"PRIx64"+%#"PRIx64 | |
1284 | ||
32c95249 DK |
1285 | # hw/net/pcnet-pci.c |
1286 | pcnet_aprom_writeb(void *opaque, uint32_t addr, uint32_t val) "opaque=%p addr=0x%08x val=0x%02x" | |
1287 | pcnet_aprom_readb(void *opaque, uint32_t addr, uint32_t val) "opaque=%p addr=0x%08x val=0x%02x" | |
1288 | pcnet_ioport_read(void *opaque, uint64_t addr, unsigned size) "opaque=%p addr=%#"PRIx64" size=%d" | |
1289 | pcnet_ioport_write(void *opaque, uint64_t addr, uint64_t data, unsigned size) "opaque=%p addr=%#"PRIx64" data=%#"PRIx64" size=%d" | |
1290 | pcnet_mmio_writeb(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=%#"PRIx64" val=0x%x" | |
1291 | pcnet_mmio_writew(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=%#"PRIx64" val=0x%x" | |
1292 | pcnet_mmio_writel(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=%#"PRIx64" val=0x%x" | |
1293 | pcnet_mmio_readb(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=%#"PRIx64" val=0x%x" | |
1294 | pcnet_mmio_readw(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=%#"PRIx64" val=0x%x" | |
1295 | pcnet_mmio_readl(void *opaque, uint64_t addr, uint32_t val) "opaque=%p addr=%#"PRIx64" val=0x%x" | |
1296 | ||
ddd0bd48 | 1297 | # hw/intc/xics.c |
500efa23 DG |
1298 | xics_icp_check_ipi(int server, uint8_t mfrr) "CPU %d can take IPI mfrr=%#x" |
1299 | xics_icp_accept(uint32_t old_xirr, uint32_t new_xirr) "icp_accept: XIRR %#"PRIx32"->%#"PRIx32 | |
1300 | xics_icp_eoi(int server, uint32_t xirr, uint32_t new_xirr) "icp_eoi: server %d given XIRR %#"PRIx32" new XIRR %#"PRIx32 | |
1301 | xics_icp_irq(int server, int nr, uint8_t priority) "cpu %d trying to deliver irq %#"PRIx32" priority %#x" | |
1302 | xics_icp_raise(uint32_t xirr, uint8_t pending_priority) "raising IRQ new XIRR=%#x new pending priority=%#x" | |
1303 | xics_set_irq_msi(int srcno, int nr) "set_irq_msi: srcno %d [irq %#x]" | |
1304 | xics_masked_pending(void) "set_irq_msi: masked pending" | |
1305 | xics_set_irq_lsi(int srcno, int nr) "set_irq_lsi: srcno %d [irq %#x]" | |
1306 | xics_ics_write_xive(int nr, int srcno, int server, uint8_t priority) "ics_write_xive: irq %#x [src %d] server %#x prio %#x" | |
1307 | xics_ics_reject(int nr, int srcno) "reject irq %#x [src %d]" | |
1308 | xics_ics_eoi(int nr) "ics_eoi: irq %#x" | |
bee763db AK |
1309 | xics_alloc(int src, int irq) "source#%d, irq %d" |
1310 | xics_alloc_failed_hint(int src, int irq) "source#%d, irq %d is already in use" | |
1311 | xics_alloc_failed_no_left(int src) "source#%d, no irq left" | |
1312 | xics_alloc_block(int src, int first, int num, bool lsi, int align) "source#%d, first irq %d, %d irqs, lsi=%d, alignnum %d" | |
51bba713 AK |
1313 | xics_ics_free(int src, int irq, int num) "Source#%d, first irq %d, %d irqs" |
1314 | xics_ics_free_warn(int src, int irq) "Source#%d, irq %d is already free" | |
e7c033c3 | 1315 | |
2a6593cb AK |
1316 | # hw/ppc/spapr.c |
1317 | spapr_cas_failed(unsigned long n) "DT diff buffer is too small: %ld bytes" | |
1318 | spapr_cas_continue(unsigned long n) "Copy changes to the guest: %ld bytes" | |
1319 | ||
3794d548 AK |
1320 | # hw/ppc/spapr_hcall.c |
1321 | spapr_cas_pvr_try(uint32_t pvr) "%x" | |
1322 | spapr_cas_pvr(uint32_t cur_pvr, bool cpu_match, uint32_t new_pvr, uint64_t pcr) "current=%x, cpu_match=%u, new=%x, compat flags=%"PRIx64 | |
1323 | ||
7e472264 AK |
1324 | # hw/ppc/spapr_iommu.c |
1325 | spapr_iommu_put(uint64_t liobn, uint64_t ioba, uint64_t tce, uint64_t ret) "liobn=%"PRIx64" ioba=0x%"PRIx64" tce=0x%"PRIx64" ret=%"PRId64 | |
a0fcac9c | 1326 | spapr_iommu_get(uint64_t liobn, uint64_t ioba, uint64_t ret, uint64_t tce) "liobn=%"PRIx64" ioba=0x%"PRIx64" ret=%"PRId64" tce=0x%"PRIx64 |
da95324e AK |
1327 | spapr_iommu_indirect(uint64_t liobn, uint64_t ioba, uint64_t tce, uint64_t iobaN, uint64_t tceN, uint64_t ret) "liobn=%"PRIx64" ioba=0x%"PRIx64" tcelist=0x%"PRIx64" iobaN=0x%"PRIx64" tceN=0x%"PRIx64" ret=%"PRId64 |
1328 | spapr_iommu_stuff(uint64_t liobn, uint64_t ioba, uint64_t tce_value, uint64_t npages, uint64_t ret) "liobn=%"PRIx64" ioba=0x%"PRIx64" tcevalue=0x%"PRIx64" npages=%"PRId64" ret=%"PRId64 | |
7e472264 AK |
1329 | spapr_iommu_xlate(uint64_t liobn, uint64_t ioba, uint64_t tce, unsigned perm, unsigned pgsize) "liobn=%"PRIx64" 0x%"PRIx64" -> 0x%"PRIx64" perm=%u mask=%x" |
1330 | spapr_iommu_new_table(uint64_t liobn, void *tcet, void *table, int fd) "liobn=%"PRIx64" tcet=%p table=%p fd=%d" | |
1331 | ||
98a8b524 AK |
1332 | # hw/ppc/ppc.c |
1333 | ppc_tb_adjust(uint64_t offs1, uint64_t offs2, int64_t diff, int64_t seconds) "adjusted from 0x%"PRIx64" to 0x%"PRIx64", diff %"PRId64" (%"PRId64"s)" | |
1334 | ||
3ba00637 | 1335 | # util/hbitmap.c |
e7c033c3 PB |
1336 | hbitmap_iter_skip_words(const void *hb, void *hbi, uint64_t pos, unsigned long cur) "hb %p hbi %p pos %"PRId64" cur 0x%lx" |
1337 | hbitmap_reset(void *hb, uint64_t start, uint64_t count, uint64_t sbit, uint64_t ebit) "hb %p items %"PRIu64",%"PRIu64" bits %"PRIu64"..%"PRIu64 | |
1338 | hbitmap_set(void *hb, uint64_t start, uint64_t count, uint64_t sbit, uint64_t ebit) "hb %p items %"PRIu64",%"PRIu64" bits %"PRIu64"..%"PRIu64 | |
7b18aad5 CH |
1339 | |
1340 | # target-s390x/ioinst.c | |
1341 | ioinst(const char *insn) "IOINST: %s" | |
1342 | ioinst_sch_id(const char *insn, int cssid, int ssid, int schid) "IOINST: %s (%x.%x.%04x)" | |
1343 | ioinst_chp_id(const char *insn, int cssid, int chpid) "IOINST: %s (%x.%02x)" | |
1344 | ioinst_chsc_cmd(uint16_t cmd, uint16_t len) "IOINST: chsc command %04x, len %04x" | |
df1fe5bb CH |
1345 | |
1346 | # hw/s390x/css.c | |
1347 | css_enable_facility(const char *facility) "CSS: enable %s" | |
1348 | css_crw(uint8_t rsc, uint8_t erc, uint16_t rsid, const char *chained) "CSS: queueing crw: rsc=%x, erc=%x, rsid=%x %s" | |
1349 | css_chpid_add(uint8_t cssid, uint8_t chpid, uint8_t type) "CSS: add chpid %x.%02x (type %02x)" | |
1350 | css_new_image(uint8_t cssid, const char *default_cssid) "CSS: add css image %02x %s" | |
1351 | css_assign_subch(const char *do_assign, uint8_t cssid, uint8_t ssid, uint16_t schid, uint16_t devno) "CSS: %s %x.%x.%04x (devno %04x)" | |
1352 | css_io_interrupt(int cssid, int ssid, int schid, uint32_t intparm, uint8_t isc, const char *conditional) "CSS: I/O interrupt on sch %x.%x.%04x (intparm %08x, isc %x) %s" | |
7e749462 | 1353 | css_adapter_interrupt(uint8_t isc) "CSS: adapter I/O interrupt (isc %x)" |
a5cf2bb4 CH |
1354 | |
1355 | # hw/s390x/virtio-ccw.c | |
1356 | virtio_ccw_interpret_ccw(int cssid, int ssid, int schid, int cmd_code) "VIRTIO-CCW: %x.%x.%04x: interpret command %x" | |
1357 | virtio_ccw_new_device(int cssid, int ssid, int schid, int devno, const char *devno_mode) "VIRTIO-CCW: add subchannel %x.%x.%04x, devno %04x (%s)" | |
c09e5bb1 | 1358 | |
40893768 | 1359 | # hw/intc/s390_flic_kvm.c |
3a553fc6 JF |
1360 | flic_create_device(int err) "flic: create device failed %d" |
1361 | flic_no_device_api(int err) "flic: no Device Contral API support %d" | |
1362 | flic_reset_failed(int err) "flic: reset failed %d" | |
1363 | ||
c09e5bb1 KS |
1364 | # migration.c |
1365 | migrate_set_state(int new_state) "new state %d" | |
9013dca5 AK |
1366 | migrate_fd_cleanup(void) "" |
1367 | migrate_fd_error(void) "" | |
1368 | migrate_fd_cancel(void) "" | |
1369 | migrate_pending(uint64_t size, uint64_t max) "pending size %" PRIu64 " max %" PRIu64 | |
1370 | migrate_transferred(uint64_t tranferred, uint64_t time_spent, double bandwidth, uint64_t size) "transferred %" PRIu64 " time_spent %" PRIu64 " bandwidth %g max_size %" PRId64 | |
9c775729 | 1371 | |
733252de DDAG |
1372 | # migration/rdma.c |
1373 | __qemu_rdma_add_block(int block, uint64_t addr, uint64_t offset, uint64_t len, uint64_t end, uint64_t bits, int chunks) "Added Block: %d, addr: %" PRIu64 ", offset: %" PRIu64 " length: %" PRIu64 " end: %" PRIu64 " bits %" PRIu64 " chunks %d" | |
1374 | __qemu_rdma_delete_block(int block, uint64_t addr, uint64_t offset, uint64_t len, uint64_t end, uint64_t bits, int chunks) "Deleted Block: %d, addr: %" PRIu64 ", offset: %" PRIu64 " length: %" PRIu64 " end: %" PRIu64 " bits %" PRIu64 " chunks %d" | |
1375 | qemu_dma_accept_incoming_migration(void) "" | |
1376 | qemu_dma_accept_incoming_migration_accepted(void) "" | |
1377 | qemu_rdma_accept_pin_state(bool pin) "%d" | |
1378 | qemu_rdma_accept_pin_verbsc(void *verbs) "Verbs context after listen: %p" | |
1379 | qemu_rdma_block_for_wrid_miss(const char *wcompstr, int wcomp, const char *gcompstr, uint64_t req) "A Wanted wrid %s (%d) but got %s (%" PRIu64 ")" | |
1380 | qemu_rdma_block_for_wrid_miss_b(const char *wcompstr, int wcomp, const char *gcompstr, uint64_t req) "B Wanted wrid %s (%d) but got %s (%" PRIu64 ")" | |
1381 | qemu_rdma_cleanup_disconnect(void) "" | |
1382 | qemu_rdma_cleanup_waiting_for_disconnect(void) "" | |
1383 | qemu_rdma_close(void) "" | |
1384 | qemu_rdma_connect_pin_all_requested(void) "" | |
1385 | qemu_rdma_connect_pin_all_outcome(bool pin) "%d" | |
1386 | qemu_rdma_dest_init_trying(const char *host, const char *ip) "%s => %s" | |
1387 | qemu_rdma_dump_gid(const char *who, const char *src, const char *dst) "%s Source GID: %s, Dest GID: %s" | |
1388 | qemu_rdma_exchange_get_response_start(const char *desc) "CONTROL: %s receiving..." | |
1389 | qemu_rdma_exchange_get_response_none(const char *desc, int type) "Surprise: got %s (%d)" | |
1390 | qemu_rdma_exchange_send_issue_callback(void) "" | |
1391 | qemu_rdma_exchange_send_waiting(const char *desc) "Waiting for response %s" | |
1392 | qemu_rdma_exchange_send_received(const char *desc) "Response %s received." | |
1393 | qemu_rdma_fill(int64_t control_len, int size) "RDMA %" PRId64 " of %d bytes already in buffer" | |
1394 | qemu_rdma_init_ram_blocks(int blocks) "Allocated %d local ram block structures" | |
1395 | qemu_rdma_poll_recv(const char *compstr, int64_t comp, int64_t id, int sent) "completion %s #%" PRId64 " received (%" PRId64 ") left %d" | |
1396 | qemu_rdma_poll_write(const char *compstr, int64_t comp, int left, uint64_t block, uint64_t chunk, void *local, void *remote) "completions %s (%" PRId64 ") left %d, block %" PRIu64 ", chunk: %" PRIu64 " %p %p" | |
1397 | qemu_rdma_poll_other(const char *compstr, int64_t comp, int left) "other completion %s (%" PRId64 ") received left %d" | |
1398 | qemu_rdma_post_send_control(const char *desc) "CONTROL: sending %s.." | |
1399 | qemu_rdma_register_and_get_keys(uint64_t len, void *start) "Registering %" PRIu64 " bytes @ %p" | |
1400 | qemu_rdma_registration_handle_compress(int64_t length, int index, int64_t offset) "Zapping zero chunk: %" PRId64 " bytes, index %d, offset %" PRId64 | |
1401 | qemu_rdma_registration_handle_finished(void) "" | |
1402 | qemu_rdma_registration_handle_ram_blocks(void) "" | |
1403 | qemu_rdma_registration_handle_register(int requests) "%d requests" | |
1404 | qemu_rdma_registration_handle_register_loop(int req, int index, uint64_t addr, uint64_t chunks) "Registration request (%d): index %d, current_addr %" PRIu64 " chunks: %" PRIu64 | |
1405 | qemu_rdma_registration_handle_register_rkey(int rkey) "%x" | |
1406 | qemu_rdma_registration_handle_unregister(int requests) "%d requests" | |
1407 | qemu_rdma_registration_handle_unregister_loop(int count, int index, uint64_t chunk) "Unregistration request (%d): index %d, chunk %" PRIu64 | |
1408 | qemu_rdma_registration_handle_unregister_success(uint64_t chunk) "%" PRIu64 | |
1409 | qemu_rdma_registration_handle_wait(uint64_t flags) "Waiting for next request %" PRIu64 | |
1410 | qemu_rdma_registration_start(uint64_t flags) "%" PRIu64 | |
1411 | qemu_rdma_registration_stop(uint64_t flags) "%" PRIu64 | |
1412 | qemu_rdma_registration_stop_ram(void) "" | |
1413 | qemu_rdma_resolve_host_trying(const char *host, const char *ip) "Trying %s => %s" | |
1414 | qemu_rdma_signal_unregister_append(uint64_t chunk, int pos) "Appending unregister chunk %" PRIu64 " at position %d" | |
1415 | qemu_rdma_signal_unregister_already(uint64_t chunk) "Unregister chunk %" PRIu64 " already in queue" | |
1416 | qemu_rdma_unregister_waiting_inflight(uint64_t chunk) "Cannot unregister inflight chunk: %" PRIu64 | |
1417 | qemu_rdma_unregister_waiting_proc(uint64_t chunk, int pos) "Processing unregister for chunk: %" PRIu64 " at position %d" | |
1418 | qemu_rdma_unregister_waiting_send(uint64_t chunk) "Sending unregister for chunk: %" PRIu64 | |
1419 | qemu_rdma_unregister_waiting_complete(uint64_t chunk) "Unregister for chunk: %" PRIu64 " complete." | |
1420 | qemu_rdma_write_flush(int sent) "sent total: %d" | |
1421 | qemu_rdma_write_one_block(int count, int block, uint64_t chunk, uint64_t current, uint64_t len, int nb_sent, int nb_chunks) "(%d) Not clobbering: block: %d chunk %" PRIu64 " current %" PRIu64 " len %" PRIu64 " %d %d" | |
1422 | qemu_rdma_write_one_post(uint64_t chunk, long addr, long remote, uint32_t len) "Posting chunk: %" PRIu64 ", addr: %lx remote: %lx, bytes %" PRIu32 | |
1423 | qemu_rdma_write_one_queue_full(void) "" | |
1424 | qemu_rdma_write_one_recvregres(int mykey, int theirkey, uint64_t chunk) "Received registration result: my key: %x their key %x, chunk %" PRIu64 | |
1425 | qemu_rdma_write_one_sendreg(uint64_t chunk, int len, int index, int64_t offset) "Sending registration request chunk %" PRIu64 " for %d bytes, index: %d, offset: %" PRId64 | |
1426 | qemu_rdma_write_one_top(uint64_t chunks, uint64_t size) "Writing %" PRIu64 " chunks, (%" PRIu64 " MB)" | |
1427 | qemu_rdma_write_one_zero(uint64_t chunk, int len, int index, int64_t offset) "Entire chunk is zero, sending compress: %" PRIu64 " for %d bytes, index: %d, offset: %" PRId64 | |
1428 | rdma_start_incoming_migration(void) "" | |
1429 | rdma_start_incoming_migration_after_dest_init(void) "" | |
1430 | rdma_start_incoming_migration_after_rdma_listen(void) "" | |
1431 | rdma_start_outgoing_migration_after_rdma_connect(void) "" | |
1432 | rdma_start_outgoing_migration_after_rdma_source_init(void) "" | |
1433 | ||
9c775729 | 1434 | # kvm-all.c |
4fe6e9ec AK |
1435 | kvm_ioctl(int type, void *arg) "type 0x%x, arg %p" |
1436 | kvm_vm_ioctl(int type, void *arg) "type 0x%x, arg %p" | |
1437 | kvm_vcpu_ioctl(int cpu_index, int type, void *arg) "cpu_index %d, type 0x%x, arg %p" | |
b76ac80a | 1438 | kvm_run_exit(int cpu_index, uint32_t reason) "cpu_index %d, reason %d" |
0a6a7cca | 1439 | kvm_device_ioctl(int fd, int type, void *arg) "dev fd %d, type 0x%x, arg %p" |
ada4135f CH |
1440 | kvm_failed_reg_get(uint64_t id, const char *msg) "Warning: Unable to retrieve ONEREG %" PRIu64 " from KVM: %s" |
1441 | kvm_failed_reg_set(uint64_t id, const char *msg) "Warning: Unable to set ONEREG %" PRIu64 " to KVM: %s" | |
b76ac80a | 1442 | |
40893768 MA |
1443 | # target-ppc/kvm.c |
1444 | kvm_failed_spr_set(int str, const char *msg) "Warning: Unable to set SPR %d to KVM: %s" | |
1445 | kvm_failed_spr_get(int str, const char *msg) "Warning: Unable to retrieve SPR %d from KVM: %s" | |
1446 | ||
6db8b538 AB |
1447 | # TCG related tracing (mostly disabled by default) |
1448 | # cpu-exec.c | |
1449 | disable exec_tb(void *tb, uintptr_t pc) "tb:%p pc=0x%"PRIxPTR | |
1450 | disable exec_tb_nocache(void *tb, uintptr_t pc) "tb:%p pc=0x%"PRIxPTR | |
1451 | disable exec_tb_exit(void *next_tb, unsigned int flags) "tb:%p flags=%x" | |
1452 | ||
1453 | # translate-all.c | |
1454 | translate_block(void *tb, uintptr_t pc, uint8_t *tb_code) "tb:%p, pc:0x%"PRIxPTR", tb_code:%p" | |
1455 | ||
55d5d048 PB |
1456 | # memory.c |
1457 | memory_region_ops_read(void *mr, uint64_t addr, uint64_t value, unsigned size) "mr %p addr %#"PRIx64" value %#"PRIx64" size %u" | |
1458 | memory_region_ops_write(void *mr, uint64_t addr, uint64_t value, unsigned size) "mr %p addr %#"PRIx64" value %#"PRIx64" size %u" | |
1459 | ||
fa131d94 PB |
1460 | # qom/object.c |
1461 | object_dynamic_cast_assert(const char *type, const char *target, const char *file, int line, const char *func) "%s->%s (%s:%d:%s)" | |
1462 | object_class_dynamic_cast_assert(const char *type, const char *target, const char *file, int line, const char *func) "%s->%s (%s:%d:%s)" | |
8fbab3b6 | 1463 | |
40893768 | 1464 | # hw/i386/xen/xen_pvdevice.c |
8fbab3b6 PD |
1465 | xen_pv_mmio_read(uint64_t addr) "WARNING: read from Xen PV Device MMIO space (address %"PRIx64")" |
1466 | xen_pv_mmio_write(uint64_t addr) "WARNING: write to Xen PV Device MMIO space (address %"PRIx64")" | |
3bf4dfdd AK |
1467 | |
1468 | # hw/pci/pci_host.c | |
1469 | pci_cfg_read(const char *dev, unsigned devid, unsigned fnid, unsigned offs, unsigned val) "%s %02u:%u @0x%x -> 0x%x" | |
1470 | pci_cfg_write(const char *dev, unsigned devid, unsigned fnid, unsigned offs, unsigned val) "%s %02u:%u @0x%x <- 0x%x" | |
4cb88c3c | 1471 | |
385f57cf | 1472 | # hw/vfio/vfio-pci.c |
df92ee44 EA |
1473 | vfio_intx_interrupt(const char *name, char line) " (%s) Pin %c" |
1474 | vfio_eoi(const char *name) " (%s) EOI" | |
1475 | vfio_enable_intx_kvm(const char *name) " (%s) KVM INTx accel enabled" | |
1476 | vfio_disable_intx_kvm(const char *name) " (%s) KVM INTx accel disabled" | |
1477 | vfio_update_irq(const char *name, int new_irq, int target_irq) " (%s) IRQ moved %d -> %d" | |
1478 | vfio_enable_intx(const char *name) " (%s)" | |
1479 | vfio_disable_intx(const char *name) " (%s)" | |
1480 | vfio_msi_interrupt(const char *name, int index, uint64_t addr, int data) " (%s) vector %d 0x%"PRIx64"/0x%x" | |
1481 | vfio_msix_vector_do_use(const char *name, int index) " (%s) vector %d used" | |
1482 | vfio_msix_vector_release(const char *name, int index) " (%s) vector %d released" | |
1483 | vfio_enable_msix(const char *name) " (%s)" | |
1484 | vfio_enable_msi(const char *name, int nr_vectors) " (%s) Enabled %d MSI vectors" | |
1485 | vfio_disable_msix(const char *name) " (%s)" | |
1486 | vfio_disable_msi(const char *name) " (%s)" | |
1487 | vfio_pci_load_rom(const char *name, unsigned long size, unsigned long offset, unsigned long flags) "Device %s ROM:\n size: 0x%lx, offset: 0x%lx, flags: 0x%lx" | |
1488 | vfio_rom_read(const char *name, uint64_t addr, int size, uint64_t data) " (%s, 0x%"PRIx64", 0x%x) = 0x%"PRIx64 | |
1489 | vfio_pci_size_rom(const char *name, int size) "%s ROM size 0x%x" | |
1490 | vfio_vga_write(uint64_t addr, uint64_t data, int size) " (0x%"PRIx64", 0x%"PRIx64", %d)" | |
1491 | vfio_vga_read(uint64_t addr, int size, uint64_t data) " (0x%"PRIx64", %d) = 0x%"PRIx64 | |
1492 | # remove ) = | |
1493 | vfio_generic_window_quirk_read(const char * region_name, const char *name, int index, uint64_t addr, int size, uint64_t data) "%s read(%s:BAR%d+0x%"PRIx64", %d = 0x%"PRIx64 | |
1494 | ## remove ) | |
1495 | vfio_generic_window_quirk_write(const char * region_name, const char *name, int index, uint64_t addr, uint64_t data, int size) "%s write(%s:BAR%d+0x%"PRIx64", 0x%"PRIx64", %d" | |
1496 | # remove ) = | |
1497 | vfio_generic_quirk_read(const char * region_name, const char *name, int index, uint64_t addr, int size, uint64_t data) "%s read(%s:BAR%d+0x%"PRIx64", %d = 0x%"PRIx64 | |
1498 | # remove ) | |
1499 | vfio_generic_quirk_write(const char * region_name, const char *name, int index, uint64_t addr, uint64_t data, int size) "%s write(%s:BAR%d+0x%"PRIx64", 0x%"PRIx64", %d" | |
385f57cf | 1500 | vfio_ati_3c3_quirk_read(uint64_t data) " (0x3c3, 1) = 0x%"PRIx64 |
df92ee44 EA |
1501 | vfio_vga_probe_ati_3c3_quirk(const char *name) "Enabled ATI/AMD quirk 0x3c3 BAR4for device %s" |
1502 | vfio_probe_ati_bar4_window_quirk(const char *name) "Enabled ATI/AMD BAR4 window quirk for device %s" | |
1503 | #issue with ) | |
1504 | vfio_rtl8168_window_quirk_read_fake(const char *region_name, const char *name) "%s fake read(%s" | |
1505 | vfio_rtl8168_window_quirk_read_table(const char *region_name, const char *name) "%s MSI-X table read(%s" | |
1506 | vfio_rtl8168_window_quirk_read_direct(const char *region_name, const char *name) "%s direct read(%s" | |
1507 | vfio_rtl8168_window_quirk_write_table(const char *region_name, const char *name) "%s MSI-X table write(%s" | |
1508 | vfio_rtl8168_window_quirk_write_direct(const char *region_name, const char *name) "%s direct write(%s" | |
1509 | vfio_probe_rtl8168_bar2_window_quirk(const char *name) "Enabled RTL8168 BAR2 window quirk for device %s" | |
1510 | vfio_probe_ati_bar2_4000_quirk(const char *name) "Enabled ATI/AMD BAR2 0x4000 quirk for device %s" | |
385f57cf EA |
1511 | vfio_nvidia_3d0_quirk_read(int size, uint64_t data) " (0x3d0, %d) = 0x%"PRIx64 |
1512 | vfio_nvidia_3d0_quirk_write(uint64_t data, int size) " (0x3d0, 0x%"PRIx64", %d)" | |
df92ee44 EA |
1513 | vfio_vga_probe_nvidia_3d0_quirk(const char *name) "Enabled NVIDIA VGA 0x3d0 quirk for device %s" |
1514 | vfio_probe_nvidia_bar5_window_quirk(const char *name) "Enabled NVIDIA BAR5 window quirk for device %s" | |
1515 | vfio_probe_nvidia_bar0_88000_quirk(const char *name) "Enabled NVIDIA BAR0 0x88000 quirk for device %s" | |
385f57cf | 1516 | vfio_probe_nvidia_bar0_1800_quirk_id(int id) "Nvidia NV%02x" |
df92ee44 EA |
1517 | vfio_probe_nvidia_bar0_1800_quirk(const char *name) "Enabled NVIDIA BAR0 0x1800 quirk for device %s" |
1518 | vfio_pci_read_config(const char *name, int addr, int len, int val) " (%s, @0x%x, len=0x%x) %x" | |
1519 | vfio_pci_write_config(const char *name, int addr, int val, int len) " (%s, @0x%x, 0x%x, len=0x%x)" | |
1520 | vfio_setup_msi(const char *name, int pos) "%s PCI MSI CAP @0x%x" | |
1521 | vfio_early_setup_msix(const char *name, int pos, int table_bar, int offset, int entries) "%s PCI MSI-X CAP @0x%x, BAR %d, offset 0x%x, entries %d" | |
1522 | vfio_check_pcie_flr(const char *name) "%s Supports FLR via PCIe cap" | |
1523 | vfio_check_pm_reset(const char *name) "%s Supports PM reset" | |
1524 | vfio_check_af_flr(const char *name) "%s Supports FLR via AF cap" | |
1525 | vfio_pci_hot_reset(const char *name, const char *type) " (%s) %s" | |
1526 | vfio_pci_hot_reset_has_dep_devices(const char *name) "%s: hot reset dependent devices:" | |
385f57cf | 1527 | vfio_pci_hot_reset_dep_devices(int domain, int bus, int slot, int function, int group_id) "\t%04x:%02x:%02x.%x group %d" |
df92ee44 | 1528 | vfio_pci_hot_reset_result(const char *name, const char *result) "%s hot reset: %s" |
d13dd2d7 EA |
1529 | vfio_populate_device_region(const char *region_name, int index, unsigned long size, unsigned long offset, unsigned long flags) "Device %s region %d:\n size: 0x%lx, offset: 0x%lx, flags: 0x%lx" |
1530 | vfio_populate_device_config(const char *name, unsigned long size, unsigned long offset, unsigned long flags) "Device %s config:\n size: 0x%lx, offset: 0x%lx, flags: 0x%lx" | |
1531 | vfio_populate_device_get_irq_info_failure(void) "VFIO_DEVICE_GET_IRQ_INFO failure: %m" | |
df92ee44 EA |
1532 | vfio_initfn(const char *name, int group_id) " (%s) group %d" |
1533 | vfio_pci_reset(const char *name) " (%s)" | |
1534 | vfio_pci_reset_flr(const char *name) "%s FLR/VFIO_DEVICE_RESET" | |
1535 | vfio_pci_reset_pm(const char *name) "%s PCI PM Reset" | |
385f57cf | 1536 | |
e2c7d025 | 1537 | # hw/vfio/vfio-common.c |
a664477d | 1538 | vfio_region_write(const char *name, int index, uint64_t addr, uint64_t data, unsigned size) " (%s:region%d+0x%"PRIx64", 0x%"PRIx64 ", %d)" |
df92ee44 | 1539 | vfio_region_read(char *name, int index, uint64_t addr, unsigned size, uint64_t data) " (%s:region%d+0x%"PRIx64", %d) = 0x%"PRIx64 |
385f57cf EA |
1540 | vfio_iommu_map_notify(uint64_t iova_start, uint64_t iova_end) "iommu map @ %"PRIx64" - %"PRIx64 |
1541 | vfio_listener_region_add_skip(uint64_t start, uint64_t end) "SKIPPING region_add %"PRIx64" - %"PRIx64 | |
1542 | vfio_listener_region_add_iommu(uint64_t start, uint64_t end) "region_add [iommu] %"PRIx64" - %"PRIx64 | |
1543 | vfio_listener_region_add_ram(uint64_t iova_start, uint64_t iova_end, void *vaddr) "region_add [ram] %"PRIx64" - %"PRIx64" [%p]" | |
1544 | vfio_listener_region_del_skip(uint64_t start, uint64_t end) "SKIPPING region_del %"PRIx64" - %"PRIx64 | |
1545 | vfio_listener_region_del(uint64_t start, uint64_t end) "region_del %"PRIx64" - %"PRIx64 | |
1546 | vfio_disconnect_container(int fd) "close container->fd=%d" | |
1547 | vfio_put_group(int fd) "close group->fd=%d" | |
df92ee44 | 1548 | vfio_get_device(const char * name, unsigned int flags, unsigned int num_regions, unsigned int num_irqs) "Device %s flags: %u, regions: %u, irqs: %u" |
d13dd2d7 | 1549 | vfio_put_base_device(int fd) "close vdev->fd=%d" |
385f57cf EA |
1550 | |
1551 | #hw/acpi/memory_hotplug.c | |
dfe292ff IM |
1552 | mhp_acpi_invalid_slot_selected(uint32_t slot) "0x%"PRIx32 |
1553 | mhp_acpi_read_addr_lo(uint32_t slot, uint32_t addr) "slot[0x%"PRIx32"] addr lo: 0x%"PRIx32 | |
1554 | mhp_acpi_read_addr_hi(uint32_t slot, uint32_t addr) "slot[0x%"PRIx32"] addr hi: 0x%"PRIx32 | |
1555 | mhp_acpi_read_size_lo(uint32_t slot, uint32_t size) "slot[0x%"PRIx32"] size lo: 0x%"PRIx32 | |
1556 | mhp_acpi_read_size_hi(uint32_t slot, uint32_t size) "slot[0x%"PRIx32"] size hi: 0x%"PRIx32 | |
1557 | mhp_acpi_read_pxm(uint32_t slot, uint32_t pxm) "slot[0x%"PRIx32"] proximity: 0x%"PRIx32 | |
1558 | mhp_acpi_read_flags(uint32_t slot, uint32_t flags) "slot[0x%"PRIx32"] flags: 0x%"PRIx32 | |
1559 | mhp_acpi_write_slot(uint32_t slot) "set active slot: 0x%"PRIx32 | |
1560 | mhp_acpi_write_ost_ev(uint32_t slot, uint32_t ev) "slot[0x%"PRIx32"] OST EVENT: 0x%"PRIx32 | |
1561 | mhp_acpi_write_ost_status(uint32_t slot, uint32_t st) "slot[0x%"PRIx32"] OST STATUS: 0x%"PRIx32 | |
1562 | mhp_acpi_clear_insert_evt(uint32_t slot) "slot[0x%"PRIx32"] clear insert event" | |
1563 | ||
40893768 | 1564 | # hw/i386/pc.c |
2e1ac493 IM |
1565 | mhp_pc_dimm_assigned_slot(int slot) "0x%d" |
1566 | mhp_pc_dimm_assigned_address(uint64_t addr) "0x%"PRIx64 | |
1567 | ||
4cb88c3c DD |
1568 | # target-s390x/kvm.c |
1569 | kvm_enable_cmma(int rc) "CMMA: enabling with result code %d" | |
1570 | kvm_clear_cmma(int rc) "CMMA: clearing with result code %d" | |
c9e659c9 | 1571 | kvm_failed_cpu_state_set(int cpu_index, uint8_t state, const char *msg) "Warning: Unable to set cpu %d state %" PRIu8 " to KVM: %s" |
7dbb4c49 PH |
1572 | |
1573 | # hw/dma/i8257.c | |
1574 | i8257_unregistered_dma(int nchan, int dma_pos, int dma_len) "unregistered DMA channel used nchan=%d dma_pos=%d dma_len=%d" | |
eb24f7c6 DH |
1575 | |
1576 | # target-s390x/cpu.c | |
1577 | cpu_set_state(int cpu_index, uint8_t state) "setting cpu %d state to %" PRIu8 | |
1578 | cpu_halt(int cpu_index) "halting cpu %d" | |
1579 | cpu_unhalt(int cpu_index) "unhalting cpu %d" |