drivers/video/pxa_lcd.c

   1 /*
   2  * PXA LCD Controller
   3  *
   4  * (C) Copyright 2001-2002
   5  * Wolfgang Denk, DENX Software Engineering -- [email protected]
   6  *
   7  * SPDX-License-Identifier:     GPL-2.0+
   8  */
   9
  10 /************************************************************************/
  11 /* ** HEADER FILES                                                      */
  12 /************************************************************************/
  13
  14 #include <config.h>
  15 #include <common.h>
  16 #include <version.h>
  17 #include <stdarg.h>
  18 #include <linux/types.h>
  19 #include <stdio_dev.h>
  20 #include <lcd.h>
  21 #include <asm/arch/pxa-regs.h>
  22 #include <asm/io.h>
  23
  24 /* #define DEBUG */
  25
  26 #ifdef CONFIG_LCD
  27
  28 /*----------------------------------------------------------------------*/
  29 /*
  30  * Define panel bpp, LCCR0, LCCR3 and panel_info video struct for
  31  * your display.
  32  */
  33
  34 #ifdef CONFIG_PXA_VGA
  35 /* LCD outputs connected to a video DAC  */
  36 # define LCD_BPP        LCD_COLOR8
  37
  38 /* you have to set lccr0 and lccr3 (including pcd) */
  39 # define REG_LCCR0      0x003008f8
  40 # define REG_LCCR3      0x0300FF01
  41
  42 /* 640x480x16 @ 61 Hz */
  43 vidinfo_t panel_info = {
  44         .vl_col         = 640,
  45         .vl_row         = 480,
  46         .vl_width       = 640,
  47         .vl_height      = 480,
  48         .vl_clkp        = CONFIG_SYS_HIGH,
  49         .vl_oep         = CONFIG_SYS_HIGH,
  50         .vl_hsp         = CONFIG_SYS_HIGH,
  51         .vl_vsp         = CONFIG_SYS_HIGH,
  52         .vl_dp          = CONFIG_SYS_HIGH,
  53         .vl_bpix        = LCD_BPP,
  54         .vl_lbw         = 0,
  55         .vl_splt        = 0,
  56         .vl_clor        = 0,
  57         .vl_tft         = 1,
  58         .vl_hpw         = 40,
  59         .vl_blw         = 56,
  60         .vl_elw         = 56,
  61         .vl_vpw         = 20,
  62         .vl_bfw         = 8,
  63         .vl_efw         = 8,
  64 };
  65 #endif /* CONFIG_PXA_VIDEO */
  66
  67 /*----------------------------------------------------------------------*/
  68 #ifdef CONFIG_SHARP_LM8V31
  69
  70 # define LCD_BPP        LCD_COLOR8
  71 # define LCD_INVERT_COLORS      /* Needed for colors to be correct, but why?    */
  72
  73 /* you have to set lccr0 and lccr3 (including pcd) */
  74 # define REG_LCCR0      0x0030087C
  75 # define REG_LCCR3      0x0340FF08
  76
  77 vidinfo_t panel_info = {
  78         .vl_col         = 640,
  79         .vl_row         = 480,
  80         .vl_width       = 157,
  81         .vl_height      = 118,
  82         .vl_clkp        = CONFIG_SYS_HIGH,
  83         .vl_oep         = CONFIG_SYS_HIGH,
  84         .vl_hsp         = CONFIG_SYS_HIGH,
  85         .vl_vsp         = CONFIG_SYS_HIGH,
  86         .vl_dp          = CONFIG_SYS_HIGH,
  87         .vl_bpix        = LCD_BPP,
  88         .vl_lbw         = 0,
  89         .vl_splt        = 1,
  90         .vl_clor        = 1,
  91         .vl_tft         = 0,
  92         .vl_hpw         = 1,
  93         .vl_blw         = 3,
  94         .vl_elw         = 3,
  95         .vl_vpw         = 1,
  96         .vl_bfw         = 0,
  97         .vl_efw         = 0,
  98 };
  99 #endif /* CONFIG_SHARP_LM8V31 */
 100 /*----------------------------------------------------------------------*/
 101 #ifdef CONFIG_VOIPAC_LCD
 102
 103 # define LCD_BPP        LCD_COLOR8
 104 # define LCD_INVERT_COLORS
 105
 106 /* you have to set lccr0 and lccr3 (including pcd) */
 107 # define REG_LCCR0      0x043008f8
 108 # define REG_LCCR3      0x0340FF08
 109
 110 vidinfo_t panel_info = {
 111         .vl_col         = 640,
 112         .vl_row         = 480,
 113         .vl_width       = 157,
 114         .vl_height      = 118,
 115         .vl_clkp        = CONFIG_SYS_HIGH,
 116         .vl_oep         = CONFIG_SYS_HIGH,
 117         .vl_hsp         = CONFIG_SYS_HIGH,
 118         .vl_vsp         = CONFIG_SYS_HIGH,
 119         .vl_dp          = CONFIG_SYS_HIGH,
 120         .vl_bpix        = LCD_BPP,
 121         .vl_lbw         = 0,
 122         .vl_splt        = 1,
 123         .vl_clor        = 1,
 124         .vl_tft         = 1,
 125         .vl_hpw         = 32,
 126         .vl_blw         = 144,
 127         .vl_elw         = 32,
 128         .vl_vpw         = 2,
 129         .vl_bfw         = 13,
 130         .vl_efw         = 30,
 131 };
 132 #endif /* CONFIG_VOIPAC_LCD */
 133
 134 /*----------------------------------------------------------------------*/
 135 #ifdef CONFIG_HITACHI_SX14
 136 /* Hitachi SX14Q004-ZZA color STN LCD */
 137 #define LCD_BPP         LCD_COLOR8
 138
 139 /* you have to set lccr0 and lccr3 (including pcd) */
 140 #define REG_LCCR0       0x00301079
 141 #define REG_LCCR3       0x0340FF20
 142
 143 vidinfo_t panel_info = {
 144         .vl_col         = 320,
 145         .vl_row         = 240,
 146         .vl_width       = 167,
 147         .vl_height      = 109,
 148         .vl_clkp        = CONFIG_SYS_HIGH,
 149         .vl_oep         = CONFIG_SYS_HIGH,
 150         .vl_hsp         = CONFIG_SYS_HIGH,
 151         .vl_vsp         = CONFIG_SYS_HIGH,
 152         .vl_dp          = CONFIG_SYS_HIGH,
 153         .vl_bpix        = LCD_BPP,
 154         .vl_lbw         = 1,
 155         .vl_splt        = 0,
 156         .vl_clor        = 1,
 157         .vl_tft         = 0,
 158         .vl_hpw         = 1,
 159         .vl_blw         = 1,
 160         .vl_elw         = 1,
 161         .vl_vpw         = 7,
 162         .vl_bfw         = 0,
 163         .vl_efw         = 0,
 164 };
 165 #endif /* CONFIG_HITACHI_SX14 */
 166
 167 /*----------------------------------------------------------------------*/
 168 #ifdef CONFIG_LMS283GF05
 169
 170 # define LCD_BPP        LCD_COLOR8
 171 /*# define LCD_INVERT_COLORS*/
 172
 173 /* you have to set lccr0 and lccr3 (including pcd) */
 174 # define REG_LCCR0      0x043008f8
 175 # define REG_LCCR3      0x03b00009
 176
 177 vidinfo_t panel_info = {
 178         .vl_col         = 240,
 179         .vl_row         = 320,
 180         .vl_width       = 240,
 181         .vl_height      = 320,
 182         .vl_clkp        = CONFIG_SYS_HIGH,
 183         .vl_oep         = CONFIG_SYS_LOW,
 184         .vl_hsp         = CONFIG_SYS_LOW,
 185         .vl_vsp         = CONFIG_SYS_LOW,
 186         .vl_dp          = CONFIG_SYS_HIGH,
 187         .vl_bpix        = LCD_BPP,
 188         .vl_lbw         = 0,
 189         .vl_splt        = 1,
 190         .vl_clor        = 1,
 191         .vl_tft         = 1,
 192         .vl_hpw         = 4,
 193         .vl_blw         = 4,
 194         .vl_elw         = 8,
 195         .vl_vpw         = 4,
 196         .vl_bfw         = 4,
 197         .vl_efw         = 8,
 198 };
 199 #endif /* CONFIG_LMS283GF05 */
 200
 201 /*----------------------------------------------------------------------*/
 202
 203 #ifdef CONFIG_ACX517AKN
 204
 205 # define LCD_BPP        LCD_COLOR8
 206
 207 /* you have to set lccr0 and lccr3 (including pcd) */
 208 # define REG_LCCR0      0x003008f9
 209 # define REG_LCCR3      0x03700006
 210
 211 vidinfo_t panel_info = {
 212         .vl_col         = 320,
 213         .vl_row         = 320,
 214         .vl_width       = 320,
 215         .vl_height      = 320,
 216         .vl_clkp        = CONFIG_SYS_HIGH,
 217         .vl_oep         = CONFIG_SYS_LOW,
 218         .vl_hsp         = CONFIG_SYS_LOW,
 219         .vl_vsp         = CONFIG_SYS_LOW,
 220         .vl_dp          = CONFIG_SYS_HIGH,
 221         .vl_bpix        = LCD_BPP,
 222         .vl_lbw         = 0,
 223         .vl_splt        = 1,
 224         .vl_clor        = 1,
 225         .vl_tft         = 1,
 226         .vl_hpw         = 0x04,
 227         .vl_blw         = 0x1c,
 228         .vl_elw         = 0x08,
 229         .vl_vpw         = 0x01,
 230         .vl_bfw         = 0x07,
 231         .vl_efw         = 0x08,
 232 };
 233 #endif /* CONFIG_ACX517AKN */
 234
 235 #ifdef CONFIG_ACX544AKN
 236
 237 # define LCD_BPP        LCD_COLOR16
 238
 239 /* you have to set lccr0 and lccr3 (including pcd) */
 240 # define REG_LCCR0      0x003008f9
 241 # define REG_LCCR3      0x04700007 /* 16bpp */
 242
 243 vidinfo_t panel_info = {
 244         .vl_col         = 320,
 245         .vl_row         = 320,
 246         .vl_width       = 320,
 247         .vl_height      = 320,
 248         .vl_clkp        = CONFIG_SYS_LOW,
 249         .vl_oep         = CONFIG_SYS_LOW,
 250         .vl_hsp         = CONFIG_SYS_LOW,
 251         .vl_vsp         = CONFIG_SYS_LOW,
 252         .vl_dp          = CONFIG_SYS_LOW,
 253         .vl_bpix        = LCD_BPP,
 254         .vl_lbw         = 0,
 255         .vl_splt        = 0,
 256         .vl_clor        = 1,
 257         .vl_tft         = 1,
 258         .vl_hpw         = 0x05,
 259         .vl_blw         = 0x13,
 260         .vl_elw         = 0x08,
 261         .vl_vpw         = 0x02,
 262         .vl_bfw         = 0x07,
 263         .vl_efw         = 0x05,
 264 };
 265 #endif /* CONFIG_ACX544AKN */
 266
 267 /*----------------------------------------------------------------------*/
 268
 269 #ifdef CONFIG_LQ038J7DH53
 270
 271 # define LCD_BPP        LCD_COLOR8
 272
 273 /* you have to set lccr0 and lccr3 (including pcd) */
 274 # define REG_LCCR0      0x003008f9
 275 # define REG_LCCR3      0x03700004
 276
 277 vidinfo_t panel_info = {
 278         .vl_col         = 320,
 279         .vl_row         = 480,
 280         .vl_width       = 320,
 281         .vl_height      = 480,
 282         .vl_clkp        = CONFIG_SYS_HIGH,
 283         .vl_oep         = CONFIG_SYS_LOW,
 284         .vl_hsp         = CONFIG_SYS_LOW,
 285         .vl_vsp         = CONFIG_SYS_LOW,
 286         .vl_dp          = CONFIG_SYS_HIGH,
 287         .vl_bpix        = LCD_BPP,
 288         .vl_lbw         = 0,
 289         .vl_splt        = 1,
 290         .vl_clor        = 1,
 291         .vl_tft         = 1,
 292         .vl_hpw         = 0x04,
 293         .vl_blw         = 0x20,
 294         .vl_elw         = 0x01,
 295         .vl_vpw         = 0x01,
 296         .vl_bfw         = 0x04,
 297         .vl_efw         = 0x01,
 298 };
 299 #endif /* CONFIG_ACX517AKN */
 300
 301 /*----------------------------------------------------------------------*/
 302
 303 #ifdef CONFIG_LITTLETON_LCD
 304 # define LCD_BPP        LCD_COLOR8
 305
 306 /* you have to set lccr0 and lccr3 (including pcd) */
 307 # define REG_LCCR0      0x003008f8
 308 # define REG_LCCR3      0x0300FF04
 309
 310 vidinfo_t panel_info = {
 311         .vl_col         = 480,
 312         .vl_row         = 640,
 313         .vl_width       = 480,
 314         .vl_height      = 640,
 315         .vl_clkp        = CONFIG_SYS_HIGH,
 316         .vl_oep         = CONFIG_SYS_HIGH,
 317         .vl_hsp         = CONFIG_SYS_HIGH,
 318         .vl_vsp         = CONFIG_SYS_HIGH,
 319         .vl_dp          = CONFIG_SYS_HIGH,
 320         .vl_bpix        = LCD_BPP,
 321         .vl_lbw         = 0,
 322         .vl_splt        = 0,
 323         .vl_clor        = 0,
 324         .vl_tft         = 1,
 325         .vl_hpw         = 9,
 326         .vl_blw         = 8,
 327         .vl_elw         = 24,
 328         .vl_vpw         = 2,
 329         .vl_bfw         = 2,
 330         .vl_efw         = 4,
 331 };
 332 #endif /* CONFIG_LITTLETON_LCD */
 333
 334 /*----------------------------------------------------------------------*/
 335
 336 static int pxafb_init_mem (void *lcdbase, vidinfo_t *vid);
 337 static void pxafb_setup_gpio (vidinfo_t *vid);
 338 static void pxafb_enable_controller (vidinfo_t *vid);
 339 static int pxafb_init (vidinfo_t *vid);
 340
 341 /************************************************************************/
 342 /* ---------------  PXA chipset specific functions  ------------------- */
 343 /************************************************************************/
 344
 345 ushort *configuration_get_cmap(void)
 346 {
 347         struct pxafb_info *fbi = &panel_info.pxa;
 348         return (ushort *)fbi->palette;
 349 }
 350
 351 void lcd_ctrl_init (void *lcdbase)
 352 {
 353         pxafb_init_mem(lcdbase, &panel_info);
 354         pxafb_init(&panel_info);
 355         pxafb_setup_gpio(&panel_info);
 356         pxafb_enable_controller(&panel_info);
 357 }
 358
 359 /*----------------------------------------------------------------------*/
 360 #if LCD_BPP == LCD_COLOR8
 361 void
 362 lcd_setcolreg (ushort regno, ushort red, ushort green, ushort blue)
 363 {
 364         struct pxafb_info *fbi = &panel_info.pxa;
 365         unsigned short *palette = (unsigned short *)fbi->palette;
 366         u_int val;
 367
 368         if (regno < fbi->palette_size) {
 369                 val = ((red << 8) & 0xf800);
 370                 val |= ((green << 4) & 0x07e0);
 371                 val |= (blue & 0x001f);
 372
 373 #ifdef LCD_INVERT_COLORS
 374                 palette[regno] = ~val;
 375 #else
 376                 palette[regno] = val;
 377 #endif
 378         }
 379
 380         debug ("setcolreg: reg %2d @ %p: R=%02X G=%02X B=%02X => %04X\n",
 381                 regno, &palette[regno],
 382                 red, green, blue,
 383                 palette[regno]);
 384 }
 385 #endif /* LCD_COLOR8 */
 386
 387 /*----------------------------------------------------------------------*/
 388 __weak void lcd_enable(void)
 389 {
 390 }
 391
 392 /************************************************************************/
 393 /* ** PXA255 specific routines                                          */
 394 /************************************************************************/
 395
 396 /*
 397  * Calculate fb size for VIDEOLFB_ATAG. Size returned contains fb,
 398  * descriptors and palette areas.
 399  */
 400 ulong calc_fbsize (void)
 401 {
 402         ulong size;
 403         int line_length = (panel_info.vl_col * NBITS (panel_info.vl_bpix)) / 8;
 404
 405         size = line_length * panel_info.vl_row;
 406         size += PAGE_SIZE;
 407
 408         return size;
 409 }
 410
 411 static int pxafb_init_mem (void *lcdbase, vidinfo_t *vid)
 412 {
 413         u_long palette_mem_size;
 414         struct pxafb_info *fbi = &vid->pxa;
 415         int fb_size = vid->vl_row * (vid->vl_col * NBITS (vid->vl_bpix)) / 8;
 416
 417         fbi->screen = (u_long)lcdbase;
 418
 419         fbi->palette_size = NBITS(vid->vl_bpix) == 8 ? 256 : 16;
 420         palette_mem_size = fbi->palette_size * sizeof(u16);
 421
 422         debug("palette_mem_size = 0x%08lx\n", (u_long) palette_mem_size);
 423         /* locate palette and descs at end of page following fb */
 424         fbi->palette = (u_long)lcdbase + fb_size + PAGE_SIZE - palette_mem_size;
 425
 426         return 0;
 427 }
 428 #ifdef  CONFIG_CPU_MONAHANS
 429 static inline void pxafb_setup_gpio (vidinfo_t *vid) {}
 430 #else
 431 static void pxafb_setup_gpio (vidinfo_t *vid)
 432 {
 433         u_long lccr0;
 434
 435         /*
 436          * setup is based on type of panel supported
 437          */
 438
 439         lccr0 = vid->pxa.reg_lccr0;
 440
 441         /* 4 bit interface */
 442         if ((lccr0 & LCCR0_CMS) && (lccr0 & LCCR0_SDS) && !(lccr0 & LCCR0_DPD))
 443         {
 444                 debug("Setting GPIO for 4 bit data\n");
 445                 /* bits 58-61 */
 446                 writel(readl(GPDR1) | (0xf << 26), GPDR1);
 447                 writel((readl(GAFR1_U) & ~(0xff << 20)) | (0xaa << 20),
 448                         GAFR1_U);
 449
 450                 /* bits 74-77 */
 451                 writel(readl(GPDR2) | (0xf << 10), GPDR2);
 452                 writel((readl(GAFR2_L) & ~(0xff << 20)) | (0xaa << 20),
 453                         GAFR2_L);
 454         }
 455
 456         /* 8 bit interface */
 457         else if (((lccr0 & LCCR0_CMS) && ((lccr0 & LCCR0_SDS) || (lccr0 & LCCR0_DPD))) ||
 458                 (!(lccr0 & LCCR0_CMS) && !(lccr0 & LCCR0_PAS) && !(lccr0 & LCCR0_SDS)))
 459         {
 460                 debug("Setting GPIO for 8 bit data\n");
 461                 /* bits 58-65 */
 462                 writel(readl(GPDR1) | (0x3f << 26), GPDR1);
 463                 writel(readl(GPDR2) | (0x3), GPDR2);
 464
 465                 writel((readl(GAFR1_U) & ~(0xfff << 20)) | (0xaaa << 20),
 466                         GAFR1_U);
 467                 writel((readl(GAFR2_L) & ~0xf) | (0xa), GAFR2_L);
 468
 469                 /* bits 74-77 */
 470                 writel(readl(GPDR2) | (0xf << 10), GPDR2);
 471                 writel((readl(GAFR2_L) & ~(0xff << 20)) | (0xaa << 20),
 472                         GAFR2_L);
 473         }
 474
 475         /* 16 bit interface */
 476         else if (!(lccr0 & LCCR0_CMS) && ((lccr0 & LCCR0_SDS) || (lccr0 & LCCR0_PAS)))
 477         {
 478                 debug("Setting GPIO for 16 bit data\n");
 479                 /* bits 58-77 */
 480                 writel(readl(GPDR1) | (0x3f << 26), GPDR1);
 481                 writel(readl(GPDR2) | 0x00003fff, GPDR2);
 482
 483                 writel((readl(GAFR1_U) & ~(0xfff << 20)) | (0xaaa << 20),
 484                         GAFR1_U);
 485                 writel((readl(GAFR2_L) & 0xf0000000) | 0x0aaaaaaa, GAFR2_L);
 486         }
 487         else
 488         {
 489                 printf("pxafb_setup_gpio: unable to determine bits per pixel\n");
 490         }
 491 }
 492 #endif
 493
 494 static void pxafb_enable_controller (vidinfo_t *vid)
 495 {
 496         debug("Enabling LCD controller\n");
 497
 498         /* Sequence from 11.7.10 */
 499         writel(vid->pxa.reg_lccr3, LCCR3);
 500         writel(vid->pxa.reg_lccr2, LCCR2);
 501         writel(vid->pxa.reg_lccr1, LCCR1);
 502         writel(vid->pxa.reg_lccr0 & ~LCCR0_ENB, LCCR0);
 503         writel(vid->pxa.fdadr0, FDADR0);
 504         writel(vid->pxa.fdadr1, FDADR1);
 505         writel(readl(LCCR0) | LCCR0_ENB, LCCR0);
 506
 507 #ifdef  CONFIG_CPU_MONAHANS
 508         writel(readl(CKENA) | CKENA_1_LCD, CKENA);
 509 #else
 510         writel(readl(CKEN) | CKEN16_LCD, CKEN);
 511 #endif
 512
 513         debug("FDADR0 = 0x%08x\n", readl(FDADR0));
 514         debug("FDADR1 = 0x%08x\n", readl(FDADR1));
 515         debug("LCCR0 = 0x%08x\n", readl(LCCR0));
 516         debug("LCCR1 = 0x%08x\n", readl(LCCR1));
 517         debug("LCCR2 = 0x%08x\n", readl(LCCR2));
 518         debug("LCCR3 = 0x%08x\n", readl(LCCR3));
 519 }
 520
 521 static int pxafb_init (vidinfo_t *vid)
 522 {
 523         struct pxafb_info *fbi = &vid->pxa;
 524
 525         debug("Configuring PXA LCD\n");
 526
 527         fbi->reg_lccr0 = REG_LCCR0;
 528         fbi->reg_lccr3 = REG_LCCR3;
 529
 530         debug("vid: vl_col=%d hslen=%d lm=%d rm=%d\n",
 531                 vid->vl_col, vid->vl_hpw,
 532                 vid->vl_blw, vid->vl_elw);
 533         debug("vid: vl_row=%d vslen=%d um=%d bm=%d\n",
 534                 vid->vl_row, vid->vl_vpw,
 535                 vid->vl_bfw, vid->vl_efw);
 536
 537         fbi->reg_lccr1 =
 538                 LCCR1_DisWdth(vid->vl_col) +
 539                 LCCR1_HorSnchWdth(vid->vl_hpw) +
 540                 LCCR1_BegLnDel(vid->vl_blw) +
 541                 LCCR1_EndLnDel(vid->vl_elw);
 542
 543         fbi->reg_lccr2 =
 544                 LCCR2_DisHght(vid->vl_row) +
 545                 LCCR2_VrtSnchWdth(vid->vl_vpw) +
 546                 LCCR2_BegFrmDel(vid->vl_bfw) +
 547                 LCCR2_EndFrmDel(vid->vl_efw);
 548
 549         fbi->reg_lccr3 = REG_LCCR3 & ~(LCCR3_HSP | LCCR3_VSP);
 550         fbi->reg_lccr3 |= (vid->vl_hsp ? LCCR3_HorSnchL : LCCR3_HorSnchH)
 551                         | (vid->vl_vsp ? LCCR3_VrtSnchL : LCCR3_VrtSnchH);
 552
 553
 554         /* setup dma descriptors */
 555         fbi->dmadesc_fblow = (struct pxafb_dma_descriptor *)((unsigned int)fbi->palette - 3*16);
 556         fbi->dmadesc_fbhigh = (struct pxafb_dma_descriptor *)((unsigned int)fbi->palette - 2*16);
 557         fbi->dmadesc_palette = (struct pxafb_dma_descriptor *)((unsigned int)fbi->palette - 1*16);
 558
 559         #define BYTES_PER_PANEL ((fbi->reg_lccr0 & LCCR0_SDS) ? \
 560                 (vid->vl_col * vid->vl_row * NBITS(vid->vl_bpix) / 8 / 2) : \
 561                 (vid->vl_col * vid->vl_row * NBITS(vid->vl_bpix) / 8))
 562
 563         /* populate descriptors */
 564         fbi->dmadesc_fblow->fdadr = (u_long)fbi->dmadesc_fblow;
 565         fbi->dmadesc_fblow->fsadr = fbi->screen + BYTES_PER_PANEL;
 566         fbi->dmadesc_fblow->fidr  = 0;
 567         fbi->dmadesc_fblow->ldcmd = BYTES_PER_PANEL;
 568
 569         fbi->fdadr1 = (u_long)fbi->dmadesc_fblow; /* only used in dual-panel mode */
 570
 571         fbi->dmadesc_fbhigh->fsadr = fbi->screen;
 572         fbi->dmadesc_fbhigh->fidr = 0;
 573         fbi->dmadesc_fbhigh->ldcmd = BYTES_PER_PANEL;
 574
 575         fbi->dmadesc_palette->fsadr = fbi->palette;
 576         fbi->dmadesc_palette->fidr  = 0;
 577         fbi->dmadesc_palette->ldcmd = (fbi->palette_size * 2) | LDCMD_PAL;
 578
 579         if( NBITS(vid->vl_bpix) < 12)
 580         {
 581                 /* assume any mode with <12 bpp is palette driven */
 582                 fbi->dmadesc_palette->fdadr = (u_long)fbi->dmadesc_fbhigh;
 583                 fbi->dmadesc_fbhigh->fdadr = (u_long)fbi->dmadesc_palette;
 584                 /* flips back and forth between pal and fbhigh */
 585                 fbi->fdadr0 = (u_long)fbi->dmadesc_palette;
 586         }
 587         else
 588         {
 589                 /* palette shouldn't be loaded in true-color mode */
 590                 fbi->dmadesc_fbhigh->fdadr = (u_long)fbi->dmadesc_fbhigh;
 591                 fbi->fdadr0 = (u_long)fbi->dmadesc_fbhigh; /* no pal just fbhigh */
 592         }
 593
 594         debug("fbi->dmadesc_fblow = 0x%lx\n", (u_long)fbi->dmadesc_fblow);
 595         debug("fbi->dmadesc_fbhigh = 0x%lx\n", (u_long)fbi->dmadesc_fbhigh);
 596         debug("fbi->dmadesc_palette = 0x%lx\n", (u_long)fbi->dmadesc_palette);
 597
 598         debug("fbi->dmadesc_fblow->fdadr = 0x%lx\n", fbi->dmadesc_fblow->fdadr);
 599         debug("fbi->dmadesc_fbhigh->fdadr = 0x%lx\n", fbi->dmadesc_fbhigh->fdadr);
 600         debug("fbi->dmadesc_palette->fdadr = 0x%lx\n", fbi->dmadesc_palette->fdadr);
 601
 602         debug("fbi->dmadesc_fblow->fsadr = 0x%lx\n", fbi->dmadesc_fblow->fsadr);
 603         debug("fbi->dmadesc_fbhigh->fsadr = 0x%lx\n", fbi->dmadesc_fbhigh->fsadr);
 604         debug("fbi->dmadesc_palette->fsadr = 0x%lx\n", fbi->dmadesc_palette->fsadr);
 605
 606         debug("fbi->dmadesc_fblow->ldcmd = 0x%lx\n", fbi->dmadesc_fblow->ldcmd);
 607         debug("fbi->dmadesc_fbhigh->ldcmd = 0x%lx\n", fbi->dmadesc_fbhigh->ldcmd);
 608         debug("fbi->dmadesc_palette->ldcmd = 0x%lx\n", fbi->dmadesc_palette->ldcmd);
 609
 610         return 0;
 611 }
 612
 613 /************************************************************************/
 614 /************************************************************************/
 615
 616 #endif /* CONFIG_LCD */