]> Git Repo - J-u-boot.git/blob - configs/r8a779f0_spider_defconfig
Merge patch series "Tidy up console recording in tests"
[J-u-boot.git] / configs / r8a779f0_spider_defconfig
1 CONFIG_ARM=y
2 CONFIG_ARCH_CPU_INIT=y
3 CONFIG_ARCH_RENESAS=y
4 CONFIG_SYS_MALLOC_LEN=0x4000000
5 CONFIG_ENV_SIZE=0x40000
6 CONFIG_ENV_OFFSET=0xD00000
7 CONFIG_ENV_SECT_SIZE=0x40000
8 CONFIG_DM_GPIO=y
9 CONFIG_DEFAULT_DEVICE_TREE="renesas/r8a779f0-spider"
10 CONFIG_RCAR_GEN4=y
11 CONFIG_TARGET_SPIDER=y
12 CONFIG_SYS_MONITOR_LEN=1048576
13 CONFIG_SYS_CLK_FREQ=20000000
14 # CONFIG_PSCI_RESET is not set
15 CONFIG_SYS_LOAD_ADDR=0x58000000
16 CONFIG_SYS_BOOT_GET_CMDLINE=y
17 CONFIG_SYS_BARGSIZE=2048
18 CONFIG_REMAKE_ELF=y
19 CONFIG_FIT=y
20 CONFIG_SUPPORT_RAW_INITRD=y
21 CONFIG_USE_BOOTARGS=y
22 CONFIG_BOOTARGS="root=/dev/nfs rw nfsroot=192.168.0.1:/export/rfs ip=192.168.0.20"
23 CONFIG_USE_BOOTCOMMAND=y
24 CONFIG_BOOTCOMMAND="tftp 0x48080000 Image && tftp 0x48000000 Image-r8a779f0-spider.dtb && booti 0x48080000 - 0x48000000"
25 CONFIG_DEFAULT_FDT_FILE="r8a779f0-spider.dtb"
26 CONFIG_SYS_CBSIZE=2048
27 CONFIG_SYS_MALLOC_BOOTPARAMS=y
28 CONFIG_HUSH_PARSER=y
29 CONFIG_CMD_BOOTZ=y
30 CONFIG_CMD_GPIO=y
31 CONFIG_CMD_I2C=y
32 CONFIG_CMD_MMC=y
33 CONFIG_CMD_PART=y
34 CONFIG_CMD_SPI=y
35 CONFIG_CMD_UFS=y
36 CONFIG_CMD_DHCP=y
37 CONFIG_CMD_MII=y
38 CONFIG_CMD_PING=y
39 CONFIG_CMD_EXT2=y
40 CONFIG_CMD_EXT4=y
41 CONFIG_CMD_EXT4_WRITE=y
42 CONFIG_CMD_FAT=y
43 CONFIG_CMD_FS_GENERIC=y
44 CONFIG_OF_CONTROL=y
45 CONFIG_ENV_IS_IN_SPI_FLASH=y
46 CONFIG_SYS_RELOC_GD_ENV_ADDR=y
47 CONFIG_VERSION_VARIABLE=y
48 CONFIG_REGMAP=y
49 CONFIG_SYSCON=y
50 CONFIG_LBA48=y
51 CONFIG_SYS_64BIT_LBA=y
52 CONFIG_CLK=y
53 CONFIG_CLK_GPIO=y
54 CONFIG_CLK_RENESAS=y
55 CONFIG_RCAR_GPIO=y
56 CONFIG_DM_PCA953X=y
57 CONFIG_DM_I2C=y
58 CONFIG_SYS_I2C_RCAR_I2C=y
59 CONFIG_MMC_IO_VOLTAGE=y
60 CONFIG_MMC_UHS_SUPPORT=y
61 CONFIG_MMC_HS200_SUPPORT=y
62 CONFIG_RENESAS_SDHI=y
63 CONFIG_MTD=y
64 CONFIG_DM_SPI_FLASH=y
65 CONFIG_SPI_FLASH_SPANSION=y
66 # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
67 CONFIG_PHY_ANEG_TIMEOUT=20000
68 CONFIG_PHYLIB_10G=y
69 CONFIG_PHY_MARVELL_10G=y
70 CONFIG_DM_ETH_PHY=y
71 CONFIG_RENESAS_ETHER_SWITCH=y
72 CONFIG_PHY_R8A779F0_ETHERNET_SERDES=y
73 CONFIG_DM_REGULATOR=y
74 CONFIG_DM_REGULATOR_FIXED=y
75 CONFIG_DM_REGULATOR_GPIO=y
76 CONFIG_SCSI=y
77 CONFIG_BAUDRATE=1843200
78 CONFIG_SCIF_CONSOLE=y
79 CONFIG_SPI=y
80 CONFIG_DM_SPI=y
81 CONFIG_RENESAS_RPC_SPI=y
82 CONFIG_UFS=y
83 CONFIG_UFS_RENESAS=y
84 CONFIG_FS_FAT_MAX_CLUSTSIZE=131072
This page took 0.02909 seconds and 4 git commands to generate.