include/configs/TQM834x.h

   1 /* SPDX-License-Identifier: GPL-2.0+ */
   2 /*
   3  * (C) Copyright 2005
   4  * Wolfgang Denk, DENX Software Engineering, [email protected].
   5  */
   6
   7 /*
   8  * TQM8349 board configuration file
   9  */
  10
  11 #ifndef __CONFIG_H
  12 #define __CONFIG_H
  13
  14 /*
  15  * High Level Configuration Options
  16  */
  17 #define CONFIG_E300             1       /* E300 Family */
  18
  19 /* IMMR Base Address Register, use Freescale default: 0xff400000 */
  20 #define CONFIG_SYS_IMMR         0xff400000
  21
  22 /*
  23  * Local Bus LCRR
  24  *    LCRR:  DLL bypass, Clock divider is 8
  25  *
  26  *    for CSB = 266 MHz it gives LCB clock frequency = 33 MHz
  27  *
  28  * External Local Bus rate is
  29  *    CLKIN * HRCWL_CSB_TO_CLKIN / HRCWL_LCL_BUS_TO_SCB_CLK / LCRR_CLKDIV
  30  */
  31 #define CONFIG_SYS_LCRR_DBYP    LCRR_DBYP
  32 #define CONFIG_SYS_LCRR_CLKDIV  LCRR_CLKDIV_8
  33
  34 /* board pre init: do not call, nothing to do */
  35
  36 /* detect the number of flash banks */
  37
  38 /*
  39  * DDR Setup
  40  */
  41                                 /* DDR is system memory*/
  42 #define CONFIG_SYS_DDR_BASE     0x00000000
  43 #define CONFIG_SYS_SDRAM_BASE   CONFIG_SYS_DDR_BASE
  44 #define CONFIG_SYS_DDR_SDRAM_BASE       CONFIG_SYS_DDR_BASE
  45 #define DDR_CASLAT_25           /* CASLAT set to 2.5 */
  46 #undef CONFIG_DDR_ECC           /* only for ECC DDR module */
  47 #undef CONFIG_SPD_EEPROM        /* do not use SPD EEPROM for DDR setup */
  48
  49 #undef CONFIG_SYS_DRAM_TEST             /* memory test, takes time */
  50 #define CONFIG_SYS_MEMTEST_START        0x00000000      /* memtest region */
  51 #define CONFIG_SYS_MEMTEST_END          0x00100000
  52
  53 /*
  54  * FLASH on the Local Bus
  55  */
  56 #undef CONFIG_SYS_FLASH_CHECKSUM
  57 #define CONFIG_SYS_FLASH_BASE           0x80000000      /* start of FLASH   */
  58 #define CONFIG_SYS_FLASH_SIZE           8               /* FLASH size in MB */
  59 #define CONFIG_SYS_FLASH_EMPTY_INFO     /* print 'E' for empty sectors */
  60
  61 /*
  62  * FLASH bank number detection
  63  */
  64
  65 /*
  66  * When CONFIG_SYS_MAX_FLASH_BANKS_DETECT is defined, the actual number of
  67  * Flash banks has to be determined at runtime and stored in a gloabl variable
  68  * tqm834x_num_flash_banks. The value of CONFIG_SYS_MAX_FLASH_BANKS_DETECT is
  69  * only used instead of CONFIG_SYS_MAX_FLASH_BANKS to allocate the array
  70  * flash_info, and should be made sufficiently large to accomodate the number
  71  * of banks that might actually be detected.  Since most (all?) Flash related
  72  * functions use CONFIG_SYS_MAX_FLASH_BANKS as the number of actual banks on
  73  * the board, it is defined as tqm834x_num_flash_banks.
  74  */
  75 #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT       2
  76
  77 #define CONFIG_SYS_MAX_FLASH_SECT       512     /* max sectors per device */
  78
  79 /* 32 bit device at 0x80000000 via GPCM (0x8000_1801) */
  80 #define CONFIG_SYS_BR0_PRELIM   ((CONFIG_SYS_FLASH_BASE & BR_BA) \
  81                                 | BR_MS_GPCM \
  82                                 | BR_PS_32 \
  83                                 | BR_V)
  84
  85 /* FLASH timing (0x0000_0c54) */
  86 #define CONFIG_SYS_OR_TIMING_FLASH      (OR_GPCM_CSNT \
  87                                         | OR_GPCM_ACS_DIV4 \
  88                                         | OR_GPCM_SCY_5 \
  89                                         | OR_GPCM_TRLX)
  90
  91 #define CONFIG_SYS_PRELIM_OR_AM         OR_AM_1GB /* OR addr mask: 1 GiB */
  92
  93 #define CONFIG_SYS_OR0_PRELIM           (CONFIG_SYS_PRELIM_OR_AM  \
  94                                         | CONFIG_SYS_OR_TIMING_FLASH)
  95
  96 #define CONFIG_SYS_LBLAWAR0_PRELIM      (LBLAWAR_EN | LBLAWAR_1GB)
  97
  98                                         /* Window base at flash base */
  99 #define CONFIG_SYS_LBLAWBAR0_PRELIM     CONFIG_SYS_FLASH_BASE
 100
 101 /* disable remaining mappings */
 102 #define CONFIG_SYS_BR1_PRELIM           0x00000000
 103 #define CONFIG_SYS_OR1_PRELIM           0x00000000
 104 #define CONFIG_SYS_LBLAWBAR1_PRELIM     0x00000000
 105 #define CONFIG_SYS_LBLAWAR1_PRELIM      0x00000000
 106
 107 #define CONFIG_SYS_BR2_PRELIM           0x00000000
 108 #define CONFIG_SYS_OR2_PRELIM           0x00000000
 109 #define CONFIG_SYS_LBLAWBAR2_PRELIM     0x00000000
 110 #define CONFIG_SYS_LBLAWAR2_PRELIM      0x00000000
 111
 112 #define CONFIG_SYS_BR3_PRELIM           0x00000000
 113 #define CONFIG_SYS_OR3_PRELIM           0x00000000
 114 #define CONFIG_SYS_LBLAWBAR3_PRELIM     0x00000000
 115 #define CONFIG_SYS_LBLAWAR3_PRELIM      0x00000000
 116
 117 /*
 118  * Monitor config
 119  */
 120 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE    /* start of monitor */
 121
 122 #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
 123 # define CONFIG_SYS_RAMBOOT
 124 #else
 125 # undef  CONFIG_SYS_RAMBOOT
 126 #endif
 127
 128 #define CONFIG_SYS_INIT_RAM_LOCK        1
 129 #define CONFIG_SYS_INIT_RAM_ADDR        0x20000000 /* Initial RAM address */
 130 #define CONFIG_SYS_INIT_RAM_SIZE        0x1000 /* Size of used area in RAM*/
 131
 132 #define CONFIG_SYS_GBL_DATA_OFFSET      \
 133                         (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 134 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 135
 136                                 /* Reserve 384 kB = 3 sect. for Mon */
 137 #define CONFIG_SYS_MONITOR_LEN  (384 * 1024)
 138                                 /* Reserve 512 kB for malloc */
 139 #define CONFIG_SYS_MALLOC_LEN   (512 * 1024)
 140
 141 /*
 142  * Serial Port
 143  */
 144 #define CONFIG_SYS_NS16550_SERIAL
 145 #define CONFIG_SYS_NS16550_REG_SIZE     1
 146 #define CONFIG_SYS_NS16550_CLK          get_bus_freq(0)
 147
 148 #define CONFIG_SYS_BAUDRATE_TABLE  \
 149                 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
 150
 151 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR + 0x4500)
 152 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600)
 153
 154 /*
 155  * I2C
 156  */
 157 #define CONFIG_SYS_I2C
 158 #define CONFIG_SYS_I2C_FSL
 159 #define CONFIG_SYS_FSL_I2C_SPEED        400000
 160 #define CONFIG_SYS_FSL_I2C_SLAVE        0x7F
 161 #define CONFIG_SYS_FSL_I2C_OFFSET       0x3000
 162
 163 /* I2C EEPROM, configuration for onboard EEPROMs 24C256 and 24C32 */
 164 #define CONFIG_SYS_I2C_EEPROM_ADDR              0x50    /* 1010000x */
 165 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN          2       /* 16 bit */
 166 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS       5       /* 32 bytes/write */
 167 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS   12      /* 10ms +/- 20% */
 168
 169 /* I2C RTC */
 170 #define CONFIG_RTC_DS1337                       /* use ds1337 rtc via i2c */
 171 #define CONFIG_SYS_I2C_RTC_ADDR         0x68    /* at address 0x68 */
 172
 173 /*
 174  * TSEC
 175  */
 176
 177 #define CONFIG_SYS_TSEC1_OFFSET 0x24000
 178 #define CONFIG_SYS_TSEC1        (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC1_OFFSET)
 179 #define CONFIG_SYS_TSEC2_OFFSET 0x25000
 180 #define CONFIG_SYS_TSEC2        (CONFIG_SYS_IMMR + CONFIG_SYS_TSEC2_OFFSET)
 181
 182 #if defined(CONFIG_TSEC_ENET)
 183
 184 #define CONFIG_TSEC1            1
 185 #define CONFIG_TSEC1_NAME       "TSEC0"
 186 #define CONFIG_TSEC2            1
 187 #define CONFIG_TSEC2_NAME       "TSEC1"
 188 #define TSEC1_PHY_ADDR          2
 189 #define TSEC2_PHY_ADDR          1
 190 #define TSEC1_PHYIDX            0
 191 #define TSEC2_PHYIDX            0
 192 #define TSEC1_FLAGS             TSEC_GIGABIT
 193 #define TSEC2_FLAGS             TSEC_GIGABIT
 194
 195 /* Options are: TSEC[0-1] */
 196 #define CONFIG_ETHPRIME         "TSEC0"
 197
 198 #endif  /* CONFIG_TSEC_ENET */
 199
 200 #if defined(CONFIG_PCI)
 201
 202 #define CONFIG_PCI_SCAN_SHOW            /* show pci devices on startup */
 203
 204 /* PCI1 host bridge */
 205 #define CONFIG_SYS_PCI1_MEM_BASE        0x90000000
 206 #define CONFIG_SYS_PCI1_MEM_PHYS        CONFIG_SYS_PCI1_MEM_BASE
 207 #define CONFIG_SYS_PCI1_MEM_SIZE        0x10000000      /* 256M */
 208 #define CONFIG_SYS_PCI1_MMIO_BASE       \
 209                         (CONFIG_SYS_PCI1_MEM_BASE + CONFIG_SYS_PCI1_MEM_SIZE)
 210 #define CONFIG_SYS_PCI1_MMIO_PHYS       CONFIG_SYS_PCI1_MMIO_BASE
 211 #define CONFIG_SYS_PCI1_MMIO_SIZE       0x10000000      /* 256M */
 212 #define CONFIG_SYS_PCI1_IO_BASE         0xe2000000
 213 #define CONFIG_SYS_PCI1_IO_PHYS         CONFIG_SYS_PCI1_IO_BASE
 214 #define CONFIG_SYS_PCI1_IO_SIZE         0x1000000       /* 16M */
 215
 216 #undef CONFIG_EEPRO100
 217 #define CONFIG_EEPRO100
 218 #undef CONFIG_TULIP
 219
 220 #if !defined(CONFIG_PCI_PNP)
 221         #define PCI_ENET0_IOADDR        CONFIG_SYS_PCI1_IO_BASE
 222         #define PCI_ENET0_MEMADDR       CONFIG_SYS_PCI1_MEM_BASE
 223         #define PCI_IDSEL_NUMBER        0x1c    /* slot0 (IDSEL) = 28 */
 224 #endif
 225
 226 #define CONFIG_SYS_PCI_SUBSYS_VENDORID          0x1957  /* Freescale */
 227
 228 #endif  /* CONFIG_PCI */
 229
 230 /*
 231  * Environment
 232  */
 233 #define CONFIG_ENV_ADDR         \
 234                         (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
 235 #define CONFIG_ENV_SECT_SIZE    0x20000 /* 128K (one sector) for env */
 236 #define CONFIG_ENV_SIZE         0x8000  /*  32K max size */
 237 #define CONFIG_ENV_ADDR_REDUND  (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
 238 #define CONFIG_ENV_SIZE_REDUND  (CONFIG_ENV_SIZE)
 239
 240 #define CONFIG_LOADS_ECHO               1 /* echo on for serial download */
 241 #define CONFIG_SYS_LOADS_BAUD_CHANGE    1 /* allow baudrate change */
 242
 243 /*
 244  * BOOTP options
 245  */
 246 #define CONFIG_BOOTP_BOOTFILESIZE
 247
 248 /*
 249  * Miscellaneous configurable options
 250  */
 251 #define CONFIG_SYS_LOAD_ADDR    0x2000000       /* default load address */
 252
 253 #undef CONFIG_WATCHDOG          /* watchdog disabled */
 254
 255 /*
 256  * For booting Linux, the board info and command line data
 257  * have to be in the first 256 MB of memory, since this is
 258  * the maximum mapped by the Linux kernel during initialization.
 259  */
 260                                 /* Initial Memory map for Linux */
 261 #define CONFIG_SYS_BOOTMAPSZ    (256 << 20)
 262
 263 /* System IO Config */
 264 #define CONFIG_SYS_SICRH        0
 265 #define CONFIG_SYS_SICRL        SICRL_LDP_A
 266
 267 /* i-cache and d-cache disabled */
 268 #define CONFIG_SYS_HID0_INIT    0x000000000
 269 #define CONFIG_SYS_HID0_FINAL   (CONFIG_SYS_HID0_INIT | \
 270                                  HID0_ENABLE_INSTRUCTION_CACHE)
 271 #define CONFIG_SYS_HID2 HID2_HBE
 272
 273 /* DDR 0 - 512M */
 274 #define CONFIG_SYS_IBAT0L       (CONFIG_SYS_SDRAM_BASE \
 275                                 | BATL_PP_RW \
 276                                 | BATL_MEMCOHERENCE)
 277 #define CONFIG_SYS_IBAT0U       (CONFIG_SYS_SDRAM_BASE \
 278                                 | BATU_BL_256M \
 279                                 | BATU_VS \
 280                                 | BATU_VP)
 281 #define CONFIG_SYS_IBAT1L       (CONFIG_SYS_SDRAM_BASE + 0x10000000 \
 282                                 | BATL_PP_RW \
 283                                 | BATL_MEMCOHERENCE)
 284 #define CONFIG_SYS_IBAT1U       (CONFIG_SYS_SDRAM_BASE + 0x10000000 \
 285                                 | BATU_BL_256M \
 286                                 | BATU_VS \
 287                                 | BATU_VP)
 288
 289 /* stack in DCACHE @ 512M (no backing mem) */
 290 #define CONFIG_SYS_IBAT2L       (CONFIG_SYS_INIT_RAM_ADDR \
 291                                 | BATL_PP_RW \
 292                                 | BATL_MEMCOHERENCE)
 293 #define CONFIG_SYS_IBAT2U       (CONFIG_SYS_INIT_RAM_ADDR \
 294                                 | BATU_BL_128K \
 295                                 | BATU_VS \
 296                                 | BATU_VP)
 297
 298 /* PCI */
 299 #ifdef CONFIG_PCI
 300 #define CONFIG_PCI_INDIRECT_BRIDGE
 301 #define CONFIG_SYS_IBAT3L       (CONFIG_SYS_PCI1_MEM_BASE \
 302                                 | BATL_PP_RW \
 303                                 | BATL_MEMCOHERENCE)
 304 #define CONFIG_SYS_IBAT3U       (CONFIG_SYS_PCI1_MEM_BASE \
 305                                 | BATU_BL_256M \
 306                                 | BATU_VS \
 307                                 | BATU_VP)
 308 #define CONFIG_SYS_IBAT4L       (CONFIG_SYS_PCI1_MMIO_BASE \
 309                                 | BATL_PP_RW \
 310                                 | BATL_MEMCOHERENCE \
 311                                 | BATL_GUARDEDSTORAGE)
 312 #define CONFIG_SYS_IBAT4U       (CONFIG_SYS_PCI1_MMIO_BASE \
 313                                 | BATU_BL_256M \
 314                                 | BATU_VS \
 315                                 | BATU_VP)
 316 #define CONFIG_SYS_IBAT5L       (CONFIG_SYS_PCI1_IO_BASE \
 317                                 | BATL_PP_RW \
 318                                 | BATL_CACHEINHIBIT \
 319                                 | BATL_GUARDEDSTORAGE)
 320 #define CONFIG_SYS_IBAT5U       (CONFIG_SYS_PCI1_IO_BASE \
 321                                 | BATU_BL_16M \
 322                                 | BATU_VS \
 323                                 | BATU_VP)
 324 #else
 325 #define CONFIG_SYS_IBAT3L       (0)
 326 #define CONFIG_SYS_IBAT3U       (0)
 327 #define CONFIG_SYS_IBAT4L       (0)
 328 #define CONFIG_SYS_IBAT4U       (0)
 329 #define CONFIG_SYS_IBAT5L       (0)
 330 #define CONFIG_SYS_IBAT5U       (0)
 331 #endif
 332
 333 /* IMMRBAR */
 334 #define CONFIG_SYS_IBAT6L       (CONFIG_SYS_IMMR \
 335                                 | BATL_PP_RW \
 336                                 | BATL_CACHEINHIBIT \
 337                                 | BATL_GUARDEDSTORAGE)
 338 #define CONFIG_SYS_IBAT6U       (CONFIG_SYS_IMMR \
 339                                 | BATU_BL_1M \
 340                                 | BATU_VS \
 341                                 | BATU_VP)
 342
 343 /* FLASH */
 344 #define CONFIG_SYS_IBAT7L       (CONFIG_SYS_FLASH_BASE \
 345                                 | BATL_PP_RW \
 346                                 | BATL_CACHEINHIBIT \
 347                                 | BATL_GUARDEDSTORAGE)
 348 #define CONFIG_SYS_IBAT7U       (CONFIG_SYS_FLASH_BASE \
 349                                 | BATU_BL_256M \
 350                                 | BATU_VS \
 351                                 | BATU_VP)
 352
 353 #define CONFIG_SYS_DBAT0L       CONFIG_SYS_IBAT0L
 354 #define CONFIG_SYS_DBAT0U       CONFIG_SYS_IBAT0U
 355 #define CONFIG_SYS_DBAT1L       CONFIG_SYS_IBAT1L
 356 #define CONFIG_SYS_DBAT1U       CONFIG_SYS_IBAT1U
 357 #define CONFIG_SYS_DBAT2L       CONFIG_SYS_IBAT2L
 358 #define CONFIG_SYS_DBAT2U       CONFIG_SYS_IBAT2U
 359 #define CONFIG_SYS_DBAT3L       CONFIG_SYS_IBAT3L
 360 #define CONFIG_SYS_DBAT3U       CONFIG_SYS_IBAT3U
 361 #define CONFIG_SYS_DBAT4L       CONFIG_SYS_IBAT4L
 362 #define CONFIG_SYS_DBAT4U       CONFIG_SYS_IBAT4U
 363 #define CONFIG_SYS_DBAT5L       CONFIG_SYS_IBAT5L
 364 #define CONFIG_SYS_DBAT5U       CONFIG_SYS_IBAT5U
 365 #define CONFIG_SYS_DBAT6L       CONFIG_SYS_IBAT6L
 366 #define CONFIG_SYS_DBAT6U       CONFIG_SYS_IBAT6U
 367 #define CONFIG_SYS_DBAT7L       CONFIG_SYS_IBAT7L
 368 #define CONFIG_SYS_DBAT7U       CONFIG_SYS_IBAT7U
 369
 370 #if defined(CONFIG_CMD_KGDB)
 371 #define CONFIG_KGDB_BAUDRATE    230400  /* speed of kgdb serial port */
 372 #endif
 373
 374 /*
 375  * Environment Configuration
 376  */
 377
 378                                 /* default location for tftp and bootm */
 379 #define CONFIG_LOADADDR         400000
 380
 381 #define CONFIG_PREBOOT  "echo;" \
 382         "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
 383         "echo"
 384
 385 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
 386         "netdev=eth0\0"                                                 \
 387         "hostname=tqm834x\0"                                            \
 388         "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
 389                 "nfsroot=${serverip}:${rootpath}\0"                     \
 390         "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
 391         "addip=setenv bootargs ${bootargs} "                            \
 392                 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
 393                 ":${hostname}:${netdev}:off panic=1\0"                  \
 394         "addcons=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0" \
 395         "flash_nfs_old=run nfsargs addip addcons;"                      \
 396                 "bootm ${kernel_addr}\0"                                \
 397         "flash_nfs=run nfsargs addip addcons;"                          \
 398                 "bootm ${kernel_addr} - ${fdt_addr}\0"                  \
 399         "flash_self_old=run ramargs addip addcons;"                     \
 400                 "bootm ${kernel_addr} ${ramdisk_addr}\0"                \
 401         "flash_self=run ramargs addip addcons;"                         \
 402                 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0"    \
 403         "net_nfs_old=tftp 400000 ${bootfile};"                          \
 404                 "run nfsargs addip addcons;bootm\0"                     \
 405         "net_nfs=tftp ${kernel_addr_r} ${bootfile}; "                   \
 406                 "tftp ${fdt_addr_r} ${fdt_file}; "                      \
 407                 "run nfsargs addip addcons; "                           \
 408                 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0"              \
 409         "rootpath=/opt/eldk/ppc_6xx\0"                                  \
 410         "bootfile=tqm834x/uImage\0"                                     \
 411         "fdtfile=tqm834x/tqm834x.dtb\0"                                 \
 412         "kernel_addr_r=400000\0"                                        \
 413         "fdt_addr_r=600000\0"                                           \
 414         "ramdisk_addr_r=800000\0"                                       \
 415         "kernel_addr=800C0000\0"                                        \
 416         "fdt_addr=800A0000\0"                                           \
 417         "ramdisk_addr=80300000\0"                                       \
 418         "u-boot=tqm834x/u-boot.bin\0"                                   \
 419         "load=tftp 200000 ${u-boot}\0"                                  \
 420         "update=protect off 80000000 +${filesize};"                     \
 421                 "era 80000000 +${filesize};"                            \
 422                 "cp.b 200000 80000000 ${filesize}\0"                    \
 423         "upd=run load update\0"                                         \
 424         ""
 425
 426 #define CONFIG_BOOTCOMMAND      "run flash_self"
 427
 428 /*
 429  * JFFS2 partitions
 430  */
 431 /* mtdparts command line support */
 432
 433 /* default mtd partition table */
 434 #endif  /* __CONFIG_H */