]> Git Repo - J-u-boot.git/blob - configs/imx28_xea_defconfig
configs: stm32mp1: Restore boot SPL from sdcard for Engicam i.Core STM32MP1 C.TOUCH 2.0
[J-u-boot.git] / configs / imx28_xea_defconfig
1 CONFIG_ARM=y
2 CONFIG_SPL_SYS_THUMB_BUILD=y
3 CONFIG_ARCH_MX28=y
4 CONFIG_TEXT_BASE=0x40002000
5 CONFIG_SYS_MALLOC_F_LEN=0x800
6 CONFIG_SPL_GPIO=y
7 CONFIG_SPL_LIBCOMMON_SUPPORT=y
8 CONFIG_SPL_LIBGENERIC_SUPPORT=y
9 CONFIG_NR_DRAM_BANKS=1
10 CONFIG_SF_DEFAULT_SPEED=40000000
11 CONFIG_IMX_CONFIG=""
12 CONFIG_DM_GPIO=y
13 CONFIG_SPL_DM_SPI=y
14 CONFIG_DEFAULT_DEVICE_TREE="imx28-xea"
15 CONFIG_TARGET_XEA=y
16 CONFIG_SPL_MXS_PMU_MINIMAL_VDD5V_CURRENT=y
17 CONFIG_SPL_MXS_PMU_DISABLE_BATT_CHARGE=y
18 # CONFIG_SPL_MXS_PMU_ENABLE_4P2_LINEAR_REGULATOR is not set
19 CONFIG_SPL_MMC=y
20 CONFIG_SPL_SERIAL=y
21 CONFIG_SPL_STACK=0x20000
22 CONFIG_SPL_SYS_MALLOC_F_LEN=0x1000
23 CONFIG_SPL_TEXT_BASE=0x1000
24 CONFIG_SYS_LOAD_ADDR=0x42000000
25 CONFIG_SF_DEFAULT_BUS=2
26 CONFIG_SPL_SIZE_LIMIT=0xa000
27 CONFIG_SPL=y
28 CONFIG_ENV_OFFSET_REDUND=0x90000
29 CONFIG_SPL_SPI_FLASH_SUPPORT=y
30 CONFIG_SPL_SPI=y
31 CONFIG_SPL_PAYLOAD="u-boot.img"
32 CONFIG_HAS_BOARD_SIZE_LIMIT=y
33 CONFIG_BOARD_SIZE_LIMIT=458752
34 CONFIG_TIMESTAMP=y
35 CONFIG_FIT=y
36 # CONFIG_BOOTMETH_EXTLINUX is not set
37 # CONFIG_BOOTMETH_VBE is not set
38 CONFIG_OF_BOARD_SETUP=y
39 CONFIG_USE_BOOTARGS=y
40 CONFIG_BOOTARGS="console=ttyAMA0,115200n8"
41 CONFIG_USE_BOOTCOMMAND=y
42 CONFIG_BOOTCOMMAND="run ${bootpri} ; run ${bootsec}"
43 CONFIG_USE_PREBOOT=y
44 CONFIG_PREBOOT="run prebootcmd"
45 CONFIG_BOARD_EARLY_INIT_F=y
46 CONFIG_BOARD_LATE_INIT=y
47 CONFIG_SPL_NO_BSS_LIMIT=y
48 CONFIG_SPL_BOARD_INIT=y
49 # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
50 CONFIG_SPL_SYS_MALLOC_SIMPLE=y
51 # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
52 CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x0
53 CONFIG_SUPPORT_EMMC_BOOT_OVERRIDE_PART_CONFIG=y
54 CONFIG_SPL_DMA=y
55 CONFIG_SPL_MMC_TINY=y
56 CONFIG_SPL_DM_SPI_FLASH=y
57 CONFIG_SPL_OS_BOOT=y
58 CONFIG_SPL_PAYLOAD_ARGS_ADDR=0x44000000
59 CONFIG_SPL_FALCON_BOOT_MMCSD=y
60 CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR=0x800
61 CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR=0x400
62 CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS=0x40
63 CONFIG_SPL_SPI_LOAD=y
64 CONFIG_SYS_SPI_U_BOOT_OFFS=0x10000
65 CONFIG_SPL_YMODEM_SUPPORT=y
66 CONFIG_HUSH_PARSER=y
67 CONFIG_SYS_MAXARGS=32
68 CONFIG_CMD_SPL=y
69 CONFIG_CMD_ASKENV=y
70 CONFIG_CMD_GREPENV=y
71 CONFIG_CMD_DM=y
72 CONFIG_CMD_GPIO=y
73 CONFIG_CMD_MMC=y
74 CONFIG_CMD_MTD=y
75 # CONFIG_CMD_PINMUX is not set
76 CONFIG_CMD_SPI=y
77 CONFIG_CMD_DHCP=y
78 CONFIG_CMD_MII=y
79 CONFIG_CMD_PING=y
80 CONFIG_CMD_CACHE=y
81 CONFIG_CMD_REGULATOR=y
82 CONFIG_CMD_EXT4=y
83 CONFIG_CMD_FS_GENERIC=y
84 CONFIG_CMD_MTDPARTS=y
85 CONFIG_DOS_PARTITION=y
86 CONFIG_OF_CONTROL=y
87 CONFIG_SPL_OF_CONTROL=y
88 CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent interrupts"
89 CONFIG_SPL_OF_PLATDATA=y
90 # CONFIG_SPL_OF_PLATDATA_PARENT is not set
91 CONFIG_ENV_OVERWRITE=y
92 CONFIG_ENV_IS_IN_SPI_FLASH=y
93 CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
94 CONFIG_USE_BOOTFILE=y
95 CONFIG_BOOTFILE="uImage"
96 CONFIG_USE_HOSTNAME=y
97 CONFIG_HOSTNAME="xea"
98 CONFIG_NET_RANDOM_ETHADDR=y
99 CONFIG_SPL_DM=y
100 CONFIG_DEVRES=y
101 CONFIG_MXS_GPIO=y
102 CONFIG_SUPPORT_EMMC_BOOT=y
103 CONFIG_MMC_MXS=y
104 CONFIG_MTD=y
105 CONFIG_DM_MTD=y
106 CONFIG_DM_SPI_FLASH=y
107 CONFIG_SPI_FLASH_SFDP_SUPPORT=y
108 CONFIG_SPI_FLASH_ISSI=y
109 CONFIG_SPI_FLASH_SPANSION=y
110 CONFIG_SPI_FLASH_STMICRO=y
111 # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
112 CONFIG_SPI_FLASH_MTD=y
113 CONFIG_PHYLIB=y
114 CONFIG_PHY_ADDR_ENABLE=y
115 CONFIG_PHY_ADDR=1
116 CONFIG_PHY_FIXED=y
117 CONFIG_FEC_MXC=y
118 CONFIG_MII=y
119 CONFIG_PINCTRL=y
120 CONFIG_PINCTRL_MXS=y
121 CONFIG_DM_REGULATOR=y
122 CONFIG_DM_REGULATOR_FIXED=y
123 CONFIG_DM_REGULATOR_GPIO=y
124 CONFIG_SPECIFY_CONSOLE_INDEX=y
125 CONFIG_DM_SERIAL=y
126 CONFIG_SPI=y
127 CONFIG_DM_SPI=y
128 CONFIG_MXS_SPI=y
129 CONFIG_SPL_CRC8=y
130 # CONFIG_SPL_OF_LIBFDT is not set
This page took 0.030338 seconds and 4 git commands to generate.