[J-u-boot.git] / drivers / video / ipu_regs.h

/*
 * Porting to u-boot:
 *
 * (C) Copyright 2010
 * Stefano Babic, DENX Software Engineering, [email protected]
 *
 * Linux IPU driver for MX51:
 *
 * (C) Copyright 2005-2009 Freescale Semiconductor, Inc.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __IPU_REGS_INCLUDED__
#define __IPU_REGS_INCLUDED__

#define IPU_DISP0_BASE		0x00000000
#define IPU_MCU_T_DEFAULT	8
#define IPU_DISP1_BASE		(IPU_MCU_T_DEFAULT << 25)
#define IPU_CM_REG_BASE		0x1E000000
#define IPU_STAT_REG_BASE	0x1E000200
#define IPU_IDMAC_REG_BASE	0x1E008000
#define IPU_ISP_REG_BASE	0x1E010000
#define IPU_DP_REG_BASE		0x1E018000
#define IPU_IC_REG_BASE		0x1E020000
#define IPU_IRT_REG_BASE	0x1E028000
#define IPU_CSI0_REG_BASE	0x1E030000
#define IPU_CSI1_REG_BASE	0x1E038000
#define IPU_DI0_REG_BASE	0x1E040000
#define IPU_DI1_REG_BASE	0x1E048000
#define IPU_SMFC_REG_BASE	0x1E050000
#define IPU_DC_REG_BASE		0x1E058000
#define IPU_DMFC_REG_BASE	0x1E060000
#define IPU_CPMEM_REG_BASE	0x1F000000
#define IPU_LUT_REG_BASE	0x1F020000
#define IPU_SRM_REG_BASE	0x1F040000
#define IPU_TPM_REG_BASE	0x1F060000
#define IPU_DC_TMPL_REG_BASE	0x1F080000
#define IPU_ISP_TBPR_REG_BASE	0x1F0C0000
#define IPU_VDI_REG_BASE	0x1E068000


extern u32 *ipu_dc_tmpl_reg;

#define DC_EVT_NF		0
#define DC_EVT_NL		1
#define DC_EVT_EOF		2
#define DC_EVT_NFIELD		3
#define DC_EVT_EOL		4
#define DC_EVT_EOFIELD		5
#define DC_EVT_NEW_ADDR		6
#define DC_EVT_NEW_CHAN		7
#define DC_EVT_NEW_DATA		8

#define DC_EVT_NEW_ADDR_W_0	0
#define DC_EVT_NEW_ADDR_W_1	1
#define DC_EVT_NEW_CHAN_W_0	2
#define DC_EVT_NEW_CHAN_W_1	3
#define DC_EVT_NEW_DATA_W_0	4
#define DC_EVT_NEW_DATA_W_1	5
#define DC_EVT_NEW_ADDR_R_0	6
#define DC_EVT_NEW_ADDR_R_1	7
#define DC_EVT_NEW_CHAN_R_0	8
#define DC_EVT_NEW_CHAN_R_1	9
#define DC_EVT_NEW_DATA_R_0	10
#define DC_EVT_NEW_DATA_R_1	11

/* Software reset for ipu */
#define SW_IPU_RST	8

enum {
	IPU_CONF_DP_EN = 0x00000020,
	IPU_CONF_DI0_EN = 0x00000040,
	IPU_CONF_DI1_EN = 0x00000080,
	IPU_CONF_DMFC_EN = 0x00000400,
	IPU_CONF_DC_EN = 0x00000200,

	DI0_COUNTER_RELEASE = 0x01000000,
	DI1_COUNTER_RELEASE = 0x02000000,

	DI_DW_GEN_ACCESS_SIZE_OFFSET = 24,
	DI_DW_GEN_COMPONENT_SIZE_OFFSET = 16,

	DI_GEN_DI_CLK_EXT = 0x100000,
	DI_GEN_POLARITY_1 = 0x00000001,
	DI_GEN_POLARITY_2 = 0x00000002,
	DI_GEN_POLARITY_3 = 0x00000004,
	DI_GEN_POLARITY_4 = 0x00000008,
	DI_GEN_POLARITY_5 = 0x00000010,
	DI_GEN_POLARITY_6 = 0x00000020,
	DI_GEN_POLARITY_7 = 0x00000040,
	DI_GEN_POLARITY_8 = 0x00000080,
	DI_GEN_POL_CLK = 0x20000,

	DI_POL_DRDY_DATA_POLARITY = 0x00000080,
	DI_POL_DRDY_POLARITY_15 = 0x00000010,
	DI_VSYNC_SEL_OFFSET = 13,

	DC_WR_CH_CONF_FIELD_MODE = 0x00000200,
	DC_WR_CH_CONF_PROG_TYPE_OFFSET = 5,
	DC_WR_CH_CONF_PROG_TYPE_MASK = 0x000000E0,
	DC_WR_CH_CONF_PROG_DI_ID = 0x00000004,
	DC_WR_CH_CONF_PROG_DISP_ID_OFFSET = 3,
	DC_WR_CH_CONF_PROG_DISP_ID_MASK = 0x00000018,

	DP_COM_CONF_FG_EN = 0x00000001,
	DP_COM_CONF_GWSEL = 0x00000002,
	DP_COM_CONF_GWAM = 0x00000004,
	DP_COM_CONF_GWCKE = 0x00000008,
	DP_COM_CONF_CSC_DEF_MASK = 0x00000300,
	DP_COM_CONF_CSC_DEF_OFFSET = 8,
	DP_COM_CONF_CSC_DEF_FG = 0x00000300,
	DP_COM_CONF_CSC_DEF_BG = 0x00000200,
	DP_COM_CONF_CSC_DEF_BOTH = 0x00000100,
	DP_COM_CONF_GAMMA_EN = 0x00001000,
	DP_COM_CONF_GAMMA_YUV_EN = 0x00002000,
};

enum di_pins {
	DI_PIN11 = 0,
	DI_PIN12 = 1,
	DI_PIN13 = 2,
	DI_PIN14 = 3,
	DI_PIN15 = 4,
	DI_PIN16 = 5,
	DI_PIN17 = 6,
	DI_PIN_CS = 7,

	DI_PIN_SER_CLK = 0,
	DI_PIN_SER_RS = 1,
};

enum di_sync_wave {
	DI_SYNC_NONE = -1,
	DI_SYNC_CLK = 0,
	DI_SYNC_INT_HSYNC = 1,
	DI_SYNC_HSYNC = 2,
	DI_SYNC_VSYNC = 3,
	DI_SYNC_DE = 5,
};

struct ipu_cm {
	u32 conf;
	u32 sisg_ctrl0;
	u32 sisg_ctrl1;
	u32 sisg_set[6];
	u32 sisg_clear[6];
	u32 int_ctrl[15];
	u32 sdma_event[10];
	u32 srm_pri1;
	u32 srm_pri2;
	u32 fs_proc_flow[3];
	u32 fs_disp_flow[2];
	u32 skip;
	u32 disp_alt_conf;
	u32 disp_gen;
	u32 disp_alt[4];
	u32 snoop;
	u32 mem_rst;
	u32 pm;
	u32 gpr;
	u32 reserved0[26];
	u32 ch_db_mode_sel[2];
	u32 reserved1[16];
	u32 alt_ch_db_mode_sel[2];
	u32 reserved2[2];
	u32 ch_trb_mode_sel[2];
};

struct ipu_idmac {
	u32 conf;
	u32 ch_en[2];
	u32 sep_alpha;
	u32 alt_sep_alpha;
	u32 ch_pri[2];
	u32 wm_en[2];
	u32 lock_en[2];
	u32 sub_addr[5];
	u32 bndm_en[2];
	u32 sc_cord[2];
	u32 reserved[45];
	u32 ch_busy[2];
};

struct ipu_com_async {
	u32 com_conf_async;
	u32 graph_wind_ctrl_async;
	u32 fg_pos_async;
	u32 cur_pos_async;
	u32 cur_map_async;
	u32 gamma_c_async[8];
	u32 gamma_s_async[4];
	u32 dp_csca_async[4];
	u32 dp_csc_async[2];
};

struct ipu_dp {
	u32 com_conf_sync;
	u32 graph_wind_ctrl_sync;
	u32 fg_pos_sync;
	u32 cur_pos_sync;
	u32 cur_map_sync;
	u32 gamma_c_sync[8];
	u32 gamma_s_sync[4];
	u32 csca_sync[4];
	u32 csc_sync[2];
	u32 cur_pos_alt;
	struct ipu_com_async async[2];
};

struct ipu_di {
	u32 general;
	u32 bs_clkgen0;
	u32 bs_clkgen1;
	u32 sw_gen0[9];
	u32 sw_gen1[9];
	u32 sync_as;
	u32 dw_gen[12];
	u32 dw_set[48];
	u32 stp_rep[4];
	u32 stp_rep9;
	u32 ser_conf;
	u32 ssc;
	u32 pol;
	u32 aw0;
	u32 aw1;
	u32 scr_conf;
	u32 stat;
};

struct ipu_stat {
	u32 int_stat[15];
	u32 cur_buf[2];
	u32 alt_cur_buf_0;
	u32 alt_cur_buf_1;
	u32 srm_stat;
	u32 proc_task_stat;
	u32 disp_task_stat;
	u32 triple_cur_buf[4];
	u32 ch_buf0_rdy[2];
	u32 ch_buf1_rdy[2];
	u32 alt_ch_buf0_rdy[2];
	u32 alt_ch_buf1_rdy[2];
	u32 ch_buf2_rdy[2];
};

struct ipu_dc_ch {
	u32 wr_ch_conf;
	u32 wr_ch_addr;
	u32 rl[5];
};

struct ipu_dc {
	struct ipu_dc_ch dc_ch0_1_2[3];
	u32 cmd_ch_conf_3;
	u32 cmd_ch_conf_4;
	struct ipu_dc_ch dc_ch5_6[2];
	struct ipu_dc_ch dc_ch8;
	u32 rl6_ch_8;
	struct ipu_dc_ch dc_ch9;
	u32 rl6_ch_9;
	u32 gen;
	u32 disp_conf1[4];
	u32 disp_conf2[4];
	u32 di0_conf[2];
	u32 di1_conf[2];
	u32 dc_map_ptr[15];
	u32 dc_map_val[12];
	u32 udge[16];
	u32 lla[2];
	u32 r_lla[2];
	u32 wr_ch_addr_5_alt;
	u32 stat;
};

struct ipu_dmfc {
	u32 rd_chan;
	u32 wr_chan;
	u32 wr_chan_def;
	u32 dp_chan;
	u32 dp_chan_def;
	u32 general[2];
	u32 ic_ctrl;
	u32 wr_chan_alt;
	u32 wr_chan_def_alt;
	u32 general1_alt;
	u32 stat;
};

#define IPU_CM_REG		((struct ipu_cm *)(IPU_CTRL_BASE_ADDR + \
				IPU_CM_REG_BASE))
#define IPU_CONF		(&IPU_CM_REG->conf)
#define IPU_SRM_PRI1		(&IPU_CM_REG->srm_pri1)
#define IPU_SRM_PRI2		(&IPU_CM_REG->srm_pri2)
#define IPU_FS_PROC_FLOW1	(&IPU_CM_REG->fs_proc_flow[0])
#define IPU_FS_PROC_FLOW2	(&IPU_CM_REG->fs_proc_flow[1])
#define IPU_FS_PROC_FLOW3	(&IPU_CM_REG->fs_proc_flow[2])
#define IPU_FS_DISP_FLOW1	(&IPU_CM_REG->fs_disp_flow[0])
#define IPU_DISP_GEN		(&IPU_CM_REG->disp_gen)
#define IPU_MEM_RST		(&IPU_CM_REG->mem_rst)
#define IPU_GPR			(&IPU_CM_REG->gpr)
#define IPU_CHA_DB_MODE_SEL(ch)	(&IPU_CM_REG->ch_db_mode_sel[ch / 32])

#define IPU_STAT		((struct ipu_stat *)(IPU_CTRL_BASE_ADDR + \
				IPU_STAT_REG_BASE))
#define IPU_CHA_CUR_BUF(ch)	(&IPU_STAT->cur_buf[ch / 32])
#define IPU_CHA_BUF0_RDY(ch)	(&IPU_STAT->ch_buf0_rdy[ch / 32])
#define IPU_CHA_BUF1_RDY(ch)	(&IPU_STAT->ch_buf1_rdy[ch / 32])

#define IPU_INT_CTRL(n)		(&IPU_CM_REG->int_ctrl[(n) - 1])

#define IDMAC_REG		((struct ipu_idmac *)(IPU_CTRL_BASE_ADDR + \
				IPU_IDMAC_REG_BASE))
#define IDMAC_CONF		(&IDMAC_REG->conf)
#define IDMAC_CHA_EN(ch)	(&IDMAC_REG->ch_en[ch / 32])
#define IDMAC_CHA_PRI(ch)	(&IDMAC_REG->ch_pri[ch / 32])

#define DI_REG(di)		((struct ipu_di *)(IPU_CTRL_BASE_ADDR + \
				((di == 1) ? IPU_DI1_REG_BASE : \
				IPU_DI0_REG_BASE)))
#define DI_GENERAL(di)		(&DI_REG(di)->general)
#define DI_BS_CLKGEN0(di)	(&DI_REG(di)->bs_clkgen0)
#define DI_BS_CLKGEN1(di)	(&DI_REG(di)->bs_clkgen1)

#define DI_SW_GEN0(di, gen)	(&DI_REG(di)->sw_gen0[gen - 1])
#define DI_SW_GEN1(di, gen)	(&DI_REG(di)->sw_gen1[gen - 1])
#define DI_STP_REP(di, gen)	(&DI_REG(di)->stp_rep[(gen - 1) / 2])
#define DI_SYNC_AS_GEN(di)	(&DI_REG(di)->sync_as)
#define DI_DW_GEN(di, gen)	(&DI_REG(di)->dw_gen[gen])
#define DI_DW_SET(di, gen, set)	(&DI_REG(di)->dw_set[gen + 12 * set])
#define DI_POL(di)		(&DI_REG(di)->pol)
#define DI_SCR_CONF(di)		(&DI_REG(di)->scr_conf)

#define DMFC_REG		((struct ipu_dmfc *)(IPU_CTRL_BASE_ADDR + \
				IPU_DMFC_REG_BASE))
#define DMFC_WR_CHAN		(&DMFC_REG->wr_chan)
#define DMFC_WR_CHAN_DEF	(&DMFC_REG->wr_chan_def)
#define DMFC_DP_CHAN		(&DMFC_REG->dp_chan)
#define DMFC_DP_CHAN_DEF	(&DMFC_REG->dp_chan_def)
#define DMFC_GENERAL1		(&DMFC_REG->general[0])
#define DMFC_IC_CTRL		(&DMFC_REG->ic_ctrl)


#define DC_REG			((struct ipu_dc *)(IPU_CTRL_BASE_ADDR + \
				IPU_DC_REG_BASE))
#define DC_MAP_CONF_PTR(n)	(&DC_REG->dc_map_ptr[n / 2])
#define DC_MAP_CONF_VAL(n)	(&DC_REG->dc_map_val[n / 2])


static inline struct ipu_dc_ch *dc_ch_offset(int ch)
{
	switch (ch) {
	case 0:
	case 1:
	case 2:
		return &DC_REG->dc_ch0_1_2[ch];
	case 5:
	case 6:
		return &DC_REG->dc_ch5_6[ch - 5];
	case 8:
		return &DC_REG->dc_ch8;
	case 9:
		return &DC_REG->dc_ch9;
	default:
		printf("%s: invalid channel %d\n", __func__, ch);
		return NULL;
	}

}

#define DC_RL_CH(ch, evt)	(&dc_ch_offset(ch)->rl[evt / 2])

#define DC_WR_CH_CONF(ch)	(&dc_ch_offset(ch)->wr_ch_conf)
#define DC_WR_CH_ADDR(ch)	(&dc_ch_offset(ch)->wr_ch_addr)

#define DC_WR_CH_CONF_1		DC_WR_CH_CONF(1)
#define DC_WR_CH_CONF_5		DC_WR_CH_CONF(5)

#define DC_GEN			(&DC_REG->gen)
#define DC_DISP_CONF2(disp)	(&DC_REG->disp_conf2[disp])
#define DC_STAT			(&DC_REG->stat)

#define DP_SYNC 0
#define DP_ASYNC0 0x60
#define DP_ASYNC1 0xBC

#define DP_REG			((struct ipu_dp *)(IPU_CTRL_BASE_ADDR + \
				IPU_DP_REG_BASE))
#define DP_COM_CONF(flow)	(&DP_REG->com_conf_sync)
#define DP_GRAPH_WIND_CTRL(flow) (&DP_REG->graph_wind_ctrl_sync)
#define DP_CSC_A_0(flow)	(&DP_REG->csca_sync[0])
#define DP_CSC_A_1(flow)	(&DP_REG->csca_sync[1])
#define DP_CSC_A_2(flow)	(&DP_REG->csca_sync[2])
#define DP_CSC_A_3(flow)	(&DP_REG->csca_sync[3])

#define DP_CSC_0(flow)		(&DP_REG->csc_sync[0])
#define DP_CSC_1(flow)		(&DP_REG->csc_sync[1])

/* DC template opcodes */
#define WROD(lf)		(0x18 | (lf << 1))

#endif
Commit	Line	Data
575001e4 SB	1	/*
	2	* Porting to u-boot:
	3	*
	4	* (C) Copyright 2010
	5	* Stefano Babic, DENX Software Engineering, [email protected]
	6	*
	7	* Linux IPU driver for MX51:
	8	*
	9	* (C) Copyright 2005-2009 Freescale Semiconductor, Inc.
	10	*
	11	* See file CREDITS for list of people who contributed to this
	12	* project.
	13	*
	14	* This program is free software; you can redistribute it and/or
	15	* modify it under the terms of the GNU General Public License as
	16	* published by the Free Software Foundation; either version 2 of
	17	* the License, or (at your option) any later version.
	18	*
	19	* This program is distributed in the hope that it will be useful,
	20	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	21	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	22	* GNU General Public License for more details.
	23	*
	24	* You should have received a copy of the GNU General Public License
	25	* along with this program; if not, write to the Free Software
	26	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	27	* MA 02111-1307 USA
	28	*/
	29
	30	#ifndef __IPU_REGS_INCLUDED__
	31	#define __IPU_REGS_INCLUDED__
	32
	33	#define IPU_DISP0_BASE 0x00000000
	34	#define IPU_MCU_T_DEFAULT 8
	35	#define IPU_DISP1_BASE (IPU_MCU_T_DEFAULT << 25)
	36	#define IPU_CM_REG_BASE 0x1E000000
	37	#define IPU_STAT_REG_BASE 0x1E000200
	38	#define IPU_IDMAC_REG_BASE 0x1E008000
	39	#define IPU_ISP_REG_BASE 0x1E010000
	40	#define IPU_DP_REG_BASE 0x1E018000
	41	#define IPU_IC_REG_BASE 0x1E020000
	42	#define IPU_IRT_REG_BASE 0x1E028000
	43	#define IPU_CSI0_REG_BASE 0x1E030000
	44	#define IPU_CSI1_REG_BASE 0x1E038000
	45	#define IPU_DI0_REG_BASE 0x1E040000
	46	#define IPU_DI1_REG_BASE 0x1E048000
	47	#define IPU_SMFC_REG_BASE 0x1E050000
	48	#define IPU_DC_REG_BASE 0x1E058000
	49	#define IPU_DMFC_REG_BASE 0x1E060000
	50	#define IPU_CPMEM_REG_BASE 0x1F000000
	51	#define IPU_LUT_REG_BASE 0x1F020000
	52	#define IPU_SRM_REG_BASE 0x1F040000
	53	#define IPU_TPM_REG_BASE 0x1F060000
	54	#define IPU_DC_TMPL_REG_BASE 0x1F080000
	55	#define IPU_ISP_TBPR_REG_BASE 0x1F0C0000
	56	#define IPU_VDI_REG_BASE 0x1E068000
	57
	58
	59	extern u32 *ipu_dc_tmpl_reg;
	60
	61	#define DC_EVT_NF 0
	62	#define DC_EVT_NL 1
	63	#define DC_EVT_EOF 2
	64	#define DC_EVT_NFIELD 3
65	#define DC_EVT_EOL 4
66	#define DC_EVT_EOFIELD 5
67	#define DC_EVT_NEW_ADDR 6
68	#define DC_EVT_NEW_CHAN 7
69	#define DC_EVT_NEW_DATA 8
70
71	#define DC_EVT_NEW_ADDR_W_0 0
72	#define DC_EVT_NEW_ADDR_W_1 1
73	#define DC_EVT_NEW_CHAN_W_0 2
74	#define DC_EVT_NEW_CHAN_W_1 3
75	#define DC_EVT_NEW_DATA_W_0 4
76	#define DC_EVT_NEW_DATA_W_1 5
77	#define DC_EVT_NEW_ADDR_R_0 6
78	#define DC_EVT_NEW_ADDR_R_1 7
79	#define DC_EVT_NEW_CHAN_R_0 8
80	#define DC_EVT_NEW_CHAN_R_1 9
81	#define DC_EVT_NEW_DATA_R_0 10
82	#define DC_EVT_NEW_DATA_R_1 11
83
84	/* Software reset for ipu */
85	#define SW_IPU_RST 8
86
87	enum {
88	IPU_CONF_DP_EN = 0x00000020,
89	IPU_CONF_DI0_EN = 0x00000040,
90	IPU_CONF_DI1_EN = 0x00000080,
91	IPU_CONF_DMFC_EN = 0x00000400,
92	IPU_CONF_DC_EN = 0x00000200,
93
94	DI0_COUNTER_RELEASE = 0x01000000,
95	DI1_COUNTER_RELEASE = 0x02000000,
96
97	DI_DW_GEN_ACCESS_SIZE_OFFSET = 24,
98	DI_DW_GEN_COMPONENT_SIZE_OFFSET = 16,
99
100	DI_GEN_DI_CLK_EXT = 0x100000,
101	DI_GEN_POLARITY_1 = 0x00000001,
102	DI_GEN_POLARITY_2 = 0x00000002,
103	DI_GEN_POLARITY_3 = 0x00000004,
104	DI_GEN_POLARITY_4 = 0x00000008,
105	DI_GEN_POLARITY_5 = 0x00000010,
106	DI_GEN_POLARITY_6 = 0x00000020,
107	DI_GEN_POLARITY_7 = 0x00000040,
108	DI_GEN_POLARITY_8 = 0x00000080,
109	DI_GEN_POL_CLK = 0x20000,
110
111	DI_POL_DRDY_DATA_POLARITY = 0x00000080,
112	DI_POL_DRDY_POLARITY_15 = 0x00000010,
113	DI_VSYNC_SEL_OFFSET = 13,
114
115	DC_WR_CH_CONF_FIELD_MODE = 0x00000200,
116	DC_WR_CH_CONF_PROG_TYPE_OFFSET = 5,
117	DC_WR_CH_CONF_PROG_TYPE_MASK = 0x000000E0,
118	DC_WR_CH_CONF_PROG_DI_ID = 0x00000004,
119	DC_WR_CH_CONF_PROG_DISP_ID_OFFSET = 3,
120	DC_WR_CH_CONF_PROG_DISP_ID_MASK = 0x00000018,
121
122	DP_COM_CONF_FG_EN = 0x00000001,
123	DP_COM_CONF_GWSEL = 0x00000002,
124	DP_COM_CONF_GWAM = 0x00000004,
125	DP_COM_CONF_GWCKE = 0x00000008,
126	DP_COM_CONF_CSC_DEF_MASK = 0x00000300,
127	DP_COM_CONF_CSC_DEF_OFFSET = 8,
128	DP_COM_CONF_CSC_DEF_FG = 0x00000300,
129	DP_COM_CONF_CSC_DEF_BG = 0x00000200,
130	DP_COM_CONF_CSC_DEF_BOTH = 0x00000100,
131	DP_COM_CONF_GAMMA_EN = 0x00001000,
132	DP_COM_CONF_GAMMA_YUV_EN = 0x00002000,
133	};
134
135	enum di_pins {
136	DI_PIN11 = 0,
137	DI_PIN12 = 1,
138	DI_PIN13 = 2,
139	DI_PIN14 = 3,
140	DI_PIN15 = 4,
141	DI_PIN16 = 5,
142	DI_PIN17 = 6,
143	DI_PIN_CS = 7,
144
145	DI_PIN_SER_CLK = 0,
146	DI_PIN_SER_RS = 1,
147	};
148
149	enum di_sync_wave {
150	DI_SYNC_NONE = -1,
151	DI_SYNC_CLK = 0,
152	DI_SYNC_INT_HSYNC = 1,
153	DI_SYNC_HSYNC = 2,
154	DI_SYNC_VSYNC = 3,
155	DI_SYNC_DE = 5,
156	};
157
158	struct ipu_cm {
159	u32 conf;
160	u32 sisg_ctrl0;
161	u32 sisg_ctrl1;
162	u32 sisg_set[6];
163	u32 sisg_clear[6];
164	u32 int_ctrl[15];
165	u32 sdma_event[10];
166	u32 srm_pri1;
167	u32 srm_pri2;
168	u32 fs_proc_flow[3];
169	u32 fs_disp_flow[2];
170	u32 skip;
171	u32 disp_alt_conf;
172	u32 disp_gen;
173	u32 disp_alt[4];
174	u32 snoop;
175	u32 mem_rst;
176	u32 pm;
177	u32 gpr;
178	u32 reserved0[26];
179	u32 ch_db_mode_sel[2];
180	u32 reserved1[16];
181	u32 alt_ch_db_mode_sel[2];
182	u32 reserved2[2];
183	u32 ch_trb_mode_sel[2];
184	};
185
186	struct ipu_idmac {
187	u32 conf;
188	u32 ch_en[2];
189	u32 sep_alpha;
190	u32 alt_sep_alpha;
191	u32 ch_pri[2];
192	u32 wm_en[2];
193	u32 lock_en[2];
194	u32 sub_addr[5];
195	u32 bndm_en[2];
196	u32 sc_cord[2];
197	u32 reserved[45];
198	u32 ch_busy[2];
199	};
200
201	struct ipu_com_async {
202	u32 com_conf_async;
203	u32 graph_wind_ctrl_async;
204	u32 fg_pos_async;
205	u32 cur_pos_async;
206	u32 cur_map_async;
207	u32 gamma_c_async[8];
208	u32 gamma_s_async[4];
209	u32 dp_csca_async[4];
210	u32 dp_csc_async[2];
211	};
212
213	struct ipu_dp {
214	u32 com_conf_sync;
215	u32 graph_wind_ctrl_sync;
216	u32 fg_pos_sync;
217	u32 cur_pos_sync;
218	u32 cur_map_sync;
219	u32 gamma_c_sync[8];
220	u32 gamma_s_sync[4];
221	u32 csca_sync[4];
222	u32 csc_sync[2];
223	u32 cur_pos_alt;
224	struct ipu_com_async async[2];
225	};
226
227	struct ipu_di {
228	u32 general;
229	u32 bs_clkgen0;
230	u32 bs_clkgen1;
231	u32 sw_gen0[9];
232	u32 sw_gen1[9];
233	u32 sync_as;
234	u32 dw_gen[12];
235	u32 dw_set[48];
236	u32 stp_rep[4];
237	u32 stp_rep9;
238	u32 ser_conf;
239	u32 ssc;
240	u32 pol;
241	u32 aw0;
242	u32 aw1;
243	u32 scr_conf;
244	u32 stat;
245	};
246
247	struct ipu_stat {
248	u32 int_stat[15];
249	u32 cur_buf[2];
250	u32 alt_cur_buf_0;
251	u32 alt_cur_buf_1;
252	u32 srm_stat;
253	u32 proc_task_stat;
254	u32 disp_task_stat;
255	u32 triple_cur_buf[4];
256	u32 ch_buf0_rdy[2];
257	u32 ch_buf1_rdy[2];
258	u32 alt_ch_buf0_rdy[2];
259	u32 alt_ch_buf1_rdy[2];
260	u32 ch_buf2_rdy[2];
261	};
262
263	struct ipu_dc_ch {
264	u32 wr_ch_conf;
265	u32 wr_ch_addr;
266	u32 rl[5];
267	};
268
269	struct ipu_dc {
270	struct ipu_dc_ch dc_ch0_1_2[3];
271	u32 cmd_ch_conf_3;
272	u32 cmd_ch_conf_4;
273	struct ipu_dc_ch dc_ch5_6[2];
274	struct ipu_dc_ch dc_ch8;
275	u32 rl6_ch_8;
276	struct ipu_dc_ch dc_ch9;
277	u32 rl6_ch_9;
278	u32 gen;
279	u32 disp_conf1[4];
280	u32 disp_conf2[4];
281	u32 di0_conf[2];
282	u32 di1_conf[2];
283	u32 dc_map_ptr[15];
284	u32 dc_map_val[12];
285	u32 udge[16];
286	u32 lla[2];
287	u32 r_lla[2];
288	u32 wr_ch_addr_5_alt;
289	u32 stat;
290	};
291
292	struct ipu_dmfc {
293	u32 rd_chan;
294	u32 wr_chan;
295	u32 wr_chan_def;
296	u32 dp_chan;
297	u32 dp_chan_def;
298	u32 general[2];
299	u32 ic_ctrl;
300	u32 wr_chan_alt;
301	u32 wr_chan_def_alt;
302	u32 general1_alt;
303	u32 stat;
304	};
305
306	#define IPU_CM_REG ((struct ipu_cm *)(IPU_CTRL_BASE_ADDR + \
307	IPU_CM_REG_BASE))
308	#define IPU_CONF (&IPU_CM_REG->conf)
309	#define IPU_SRM_PRI1 (&IPU_CM_REG->srm_pri1)
310	#define IPU_SRM_PRI2 (&IPU_CM_REG->srm_pri2)
311	#define IPU_FS_PROC_FLOW1 (&IPU_CM_REG->fs_proc_flow[0])
312	#define IPU_FS_PROC_FLOW2 (&IPU_CM_REG->fs_proc_flow[1])
313	#define IPU_FS_PROC_FLOW3 (&IPU_CM_REG->fs_proc_flow[2])
314	#define IPU_FS_DISP_FLOW1 (&IPU_CM_REG->fs_disp_flow[0])
315	#define IPU_DISP_GEN (&IPU_CM_REG->disp_gen)
316	#define IPU_MEM_RST (&IPU_CM_REG->mem_rst)
317	#define IPU_GPR (&IPU_CM_REG->gpr)
318	#define IPU_CHA_DB_MODE_SEL(ch) (&IPU_CM_REG->ch_db_mode_sel[ch / 32])
319
320	#define IPU_STAT ((struct ipu_stat *)(IPU_CTRL_BASE_ADDR + \
321	IPU_STAT_REG_BASE))
322	#define IPU_CHA_CUR_BUF(ch) (&IPU_STAT->cur_buf[ch / 32])
323	#define IPU_CHA_BUF0_RDY(ch) (&IPU_STAT->ch_buf0_rdy[ch / 32])
324	#define IPU_CHA_BUF1_RDY(ch) (&IPU_STAT->ch_buf1_rdy[ch / 32])
325
326	#define IPU_INT_CTRL(n) (&IPU_CM_REG->int_ctrl[(n) - 1])
327
328	#define IDMAC_REG ((struct ipu_idmac *)(IPU_CTRL_BASE_ADDR + \
329	IPU_IDMAC_REG_BASE))
330	#define IDMAC_CONF (&IDMAC_REG->conf)
331	#define IDMAC_CHA_EN(ch) (&IDMAC_REG->ch_en[ch / 32])
332	#define IDMAC_CHA_PRI(ch) (&IDMAC_REG->ch_pri[ch / 32])
333
334	#define DI_REG(di) ((struct ipu_di *)(IPU_CTRL_BASE_ADDR + \
335	((di == 1) ? IPU_DI1_REG_BASE : \
336	IPU_DI0_REG_BASE)))
337	#define DI_GENERAL(di) (&DI_REG(di)->general)
338	#define DI_BS_CLKGEN0(di) (&DI_REG(di)->bs_clkgen0)
339	#define DI_BS_CLKGEN1(di) (&DI_REG(di)->bs_clkgen1)
340
341	#define DI_SW_GEN0(di, gen) (&DI_REG(di)->sw_gen0[gen - 1])
342	#define DI_SW_GEN1(di, gen) (&DI_REG(di)->sw_gen1[gen - 1])
343	#define DI_STP_REP(di, gen) (&DI_REG(di)->stp_rep[(gen - 1) / 2])
344	#define DI_SYNC_AS_GEN(di) (&DI_REG(di)->sync_as)
345	#define DI_DW_GEN(di, gen) (&DI_REG(di)->dw_gen[gen])
346	#define DI_DW_SET(di, gen, set) (&DI_REG(di)->dw_set[gen + 12 * set])
347	#define DI_POL(di) (&DI_REG(di)->pol)
348	#define DI_SCR_CONF(di) (&DI_REG(di)->scr_conf)
349
350	#define DMFC_REG ((struct ipu_dmfc *)(IPU_CTRL_BASE_ADDR + \
351	IPU_DMFC_REG_BASE))
352	#define DMFC_WR_CHAN (&DMFC_REG->wr_chan)
353	#define DMFC_WR_CHAN_DEF (&DMFC_REG->wr_chan_def)
354	#define DMFC_DP_CHAN (&DMFC_REG->dp_chan)
355	#define DMFC_DP_CHAN_DEF (&DMFC_REG->dp_chan_def)
356	#define DMFC_GENERAL1 (&DMFC_REG->general[0])
357	#define DMFC_IC_CTRL (&DMFC_REG->ic_ctrl)
358
359
360	#define DC_REG ((struct ipu_dc *)(IPU_CTRL_BASE_ADDR + \
361	IPU_DC_REG_BASE))
362	#define DC_MAP_CONF_PTR(n) (&DC_REG->dc_map_ptr[n / 2])
363	#define DC_MAP_CONF_VAL(n) (&DC_REG->dc_map_val[n / 2])
364
365
366	static inline struct ipu_dc_ch *dc_ch_offset(int ch)
367	{
368	switch (ch) {
369	case 0:
370	case 1:
371	case 2:
372	return &DC_REG->dc_ch0_1_2[ch];
373	case 5:
374	case 6:
375	return &DC_REG->dc_ch5_6[ch - 5];
376	case 8:
377	return &DC_REG->dc_ch8;
378	case 9:
379	return &DC_REG->dc_ch9;
380	default:
381	printf("%s: invalid channel %d\n", __func__, ch);
382	return NULL;
383	}
384
385	}
386
387	#define DC_RL_CH(ch, evt) (&dc_ch_offset(ch)->rl[evt / 2])
388
389	#define DC_WR_CH_CONF(ch) (&dc_ch_offset(ch)->wr_ch_conf)
390	#define DC_WR_CH_ADDR(ch) (&dc_ch_offset(ch)->wr_ch_addr)
391
392	#define DC_WR_CH_CONF_1 DC_WR_CH_CONF(1)
393	#define DC_WR_CH_CONF_5 DC_WR_CH_CONF(5)
394
395	#define DC_GEN (&DC_REG->gen)
396	#define DC_DISP_CONF2(disp) (&DC_REG->disp_conf2[disp])
397	#define DC_STAT (&DC_REG->stat)
398
399	#define DP_SYNC 0
400	#define DP_ASYNC0 0x60
401	#define DP_ASYNC1 0xBC
402
403	#define DP_REG ((struct ipu_dp *)(IPU_CTRL_BASE_ADDR + \
404	IPU_DP_REG_BASE))
405	#define DP_COM_CONF(flow) (&DP_REG->com_conf_sync)
406	#define DP_GRAPH_WIND_CTRL(flow) (&DP_REG->graph_wind_ctrl_sync)
407	#define DP_CSC_A_0(flow) (&DP_REG->csca_sync[0])
408	#define DP_CSC_A_1(flow) (&DP_REG->csca_sync[1])
409	#define DP_CSC_A_2(flow) (&DP_REG->csca_sync[2])
410	#define DP_CSC_A_3(flow) (&DP_REG->csca_sync[3])
411
412	#define DP_CSC_0(flow) (&DP_REG->csc_sync[0])
413	#define DP_CSC_1(flow) (&DP_REG->csc_sync[1])
414
415	/* DC template opcodes */
416	#define WROD(lf) (0x18 \| (lf << 1))
417
418	#endif