]> Git Repo - J-u-boot.git/blame - configs/socfpga_sr1500_defconfig
configs: stm32mp13: activate RTC support
[J-u-boot.git] / configs / socfpga_sr1500_defconfig
CommitLineData
ae9996c8
SR
1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
9802154a 3CONFIG_SYS_MALLOC_LEN=0x4000000
a09fea1d
TR
4CONFIG_ENV_SIZE=0x4000
5CONFIG_ENV_OFFSET=0xE0000
556fd590 6CONFIG_ENV_SECT_SIZE=0x10000
052170c6 7CONFIG_DM_GPIO=y
2bba7807 8CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_sr1500"
c5a6e9f8 9CONFIG_SPL_TEXT_BASE=0xFFFF0000
344a0e43 10CONFIG_SYS_BOOTCOUNT_ADDR=0xfffffff8
4244429f 11CONFIG_TARGET_SOCFPGA_SR1500=y
9e1d65f3 12CONFIG_ENV_OFFSET_REDUND=0xF0000
0a3689cb
TR
13CONFIG_SYS_MEMTEST_START=0x00000000
14CONFIG_SYS_MEMTEST_END=0x40000000
fa2c1467 15CONFIG_DISTRO_DEFAULTS=y
eaf6ea6a
TR
16CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
17CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x800000
c2ae7d82 18CONFIG_FIT=y
d6b318de 19CONFIG_TIMESTAMP=y
fa2c1467 20# CONFIG_USE_BOOTCOMMAND is not set
0817daa7 21CONFIG_DEFAULT_FDT_FILE="socfpga_cyclone5_sr1500.dtb"
ef26d603 22CONFIG_SYS_CONSOLE_IS_IN_ENV=y
84f2a5d0 23CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
3505bc55 24CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
f3f3efff 25CONFIG_SYS_CONSOLE_INFO_QUIET=y
84351792 26# CONFIG_DISPLAY_BOARDINFO is not set
78eba69d 27CONFIG_DISPLAY_BOARDINFO_LATE=y
a5d67547 28CONFIG_BOARD_EARLY_INIT_F=y
15b4aed4 29CONFIG_CLOCKS=y
ca8a329a 30CONFIG_SPL_PAD_TO=0x10000
9b5f9aeb 31CONFIG_SPL_NO_BSS_LIMIT=y
f113d7d3
TR
32# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
33CONFIG_SPL_STACK=0xfffffff8
55500438 34CONFIG_SPL_SPI_LOAD=y
3e5b62f7 35CONFIG_SYS_SPI_U_BOOT_OFFS=0x40000
cf493582 36CONFIG_SYS_MAXARGS=32
89cb2b5f
TR
37CONFIG_CMD_ASKENV=y
38CONFIG_CMD_GREPENV=y
78d1e1d0 39CONFIG_CMD_MEMTEST=y
ae9996c8 40# CONFIG_CMD_FLASH is not set
88663126
TR
41CONFIG_CMD_GPIO=y
42CONFIG_CMD_I2C=y
89cb2b5f 43CONFIG_CMD_MMC=y
78d1e1d0 44CONFIG_CMD_SPI=y
89cb2b5f 45CONFIG_CMD_CACHE=y
78d1e1d0 46CONFIG_CMD_TIME=y
89cb2b5f 47CONFIG_CMD_EXT4_WRITE=y
43ede0bc 48CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
48f23dd6 49CONFIG_MTDPARTS_DEFAULT="mtdparts=ff705000.spi.0:1m(u-boot),256k(env1),256k(env2),14848k(boot),16m(rootfs),-@1536k(UBI)"
8f2fe0c8 50CONFIG_CMD_UBI=y
37dc72f5
TR
51# CONFIG_ISO_PARTITION is not set
52# CONFIG_EFI_PARTITION is not set
5dc4dfd2 53CONFIG_ENV_IS_IN_SPI_FLASH=y
cb6617a7 54CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
8d8ee47e 55CONFIG_SYS_RELOC_GD_ENV_ADDR=y
0817daa7 56CONFIG_VERSION_VARIABLE=y
4edb9458 57CONFIG_SPL_DM_SEQ_ALIAS=y
d1ec9461 58CONFIG_BOOTCOUNT_LIMIT=y
64a2a7b0 59CONFIG_SYS_BOOTCOUNT_BE=y
ae9996c8 60CONFIG_DWAPB_GPIO=y
2878942a 61CONFIG_DM_I2C=y
4d5e9b39 62CONFIG_SYS_I2C_DW=y
55ed3b46 63CONFIG_MMC_DW=y
888f184a 64CONFIG_MTD=y
14453fbf 65CONFIG_SF_DEFAULT_SPEED=100000000
93d9fc26 66CONFIG_SPI_FLASH_STMICRO=y
4edb9458 67# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
832ce202 68CONFIG_SPI_FLASH_MTD=y
a8ca5c8a 69CONFIG_PHY_MARVELL=y
ae9996c8 70CONFIG_DM_ETH=y
1989374b 71CONFIG_PHY_GIGE=y
ae9996c8 72CONFIG_ETH_DESIGNWARE=y
d7869b21 73CONFIG_MII=y
a8c2dcf0 74CONFIG_DM_RESET=y
f1b1f770 75CONFIG_SPI=y
93d9fc26 76CONFIG_CADENCE_QSPI=y
e263607a 77# CONFIG_SPL_WDT is not set
This page took 0.807413 seconds and 4 git commands to generate.