]> Git Repo - J-u-boot.git/blame - CHANGELOG
Fixed handling of bad checksums with "mkimage -l"
[J-u-boot.git] / CHANGELOG
CommitLineData
27e166b8
WD
1======================================================================
2Changes since U-Boot 1.1.4:
3======================================================================
4
3577d3a3
WD
5* Fixed handling of bad checksums with "mkimage -l"
6
6ca24c64 7* Added support for BC3450 board
8 Patch by Stefan Strobl, 21. Oct 2005
9
a367d426 10* Update for NC650 board:
11 - Support rev1 and rev2 hardware
12 - adapt to new NAND layer
13 - add CP850 configuration based on NC650
14
8419c013
WD
15* MPC5200: enable snooping of DMA transactions on XLB even if no PCI
16 is configured; othrwise DMA accesses aren't cache coherent which
17 causes for example USB to fail.
18
cf48eb9a 19* Some code cleanup
bb74140d 20
cf48eb9a
WD
21* Fix dbau1x00 boards broken by dbau1550 patch
22 PLL:s were not set for boards other than 1550.
23 Flash CFI caused card to hang due to undefined CFG_FLASH_BANKS_LIST.
24 Default boot is now bootp for cards other than 1550.
25 Patch by Thomas Lange, 10 Aug 2005
26
27* Fixes common/cmd_flash.c:
28 - fix some compiler/parser error, if using m68k tool chain
29 - optical fix for protect on/off all messages, if using more
30 then one bank
31 Patch by Jens Scharsig, 28 Jul 2005
27e166b8 32
b81a4630
WD
33* Fix Quad UART mapping on MCC200 board due to new HW revision
34
b28a31ca
WD
35* Fix JFFS2 support for legacy NAND driver.
36
37* Remove dependencies between DoC code and old legacy NAND driver.
38
39* Fix PM828_PCI target, for which PCI was *not* configured in.
40
5fbb2cd3
WD
41* Fix Lite5200B support: initialize SDelay register
42 See Freescale's AN3221 "MPC5200B SDRAM Initialization and
43 Configuration", 3.3.1 SDelay--MBAR + 0x0190
44
2662b40c
SR
45* Changes/fixes for drivers/cfi_flash.c:
46
47 - Add Intel legacy lock/unlock support to common CFI driver
48
49 On some Intel flash's (e.g. Intel J3) legacy unlocking is
50 supported, meaning that unlocking of one sector will unlock
51 all sectors of this bank. Using this feature, unlocking
52 of all sectors upon startup (via env var "unlock=yes") will
53 get much faster.
54
55 - Fixed problem with multiple reads of envronment variable
56 "unlock" as pointed out by Reinhard Arlt & Anders Larsen.
57
58 - Removed unwanted linefeeds from "protect" command when
59 CFG_FLASH_PROTECTION is enabled.
60
61 - Changed p3p400 board to use CFG_FLASH_PROTECTION
62
63 Patch by Stefan Roese, 01 Apr 2006
64
65* Changes/fixes for drivers/cfi_flash.c:
66 - Correctly handle the cases where CFG_HZ != 1000 (several
67 XScale-based boards)
68 - Fix the timeout calculation of buffered writes (off by a
69 factor of 1000)
70 Patch by Anders Larsen, 31 Mar 2006
71
35118539
SR
72* Updates to common PPC4xx onboard (DDR)SDRAM init code (405 and 440)
73
74 405 SDRAM: - The SDRAM parameters can now be defined in the board
cf48eb9a
WD
75 config file and the 405 SDRAM controller values will
76 be calculated upon bootup (see PPChameleonEVB).
77 When those settings are not defined in the board
78 config file, the register setup will be as it is now,
79 so this implementation should not break any current
80 design using this code.
35118539 81
cf48eb9a 82 Thanks to Andrea Marson from DAVE for this patch.
35118539
SR
83
84 440 DDR: - Added function sdram_tr1_set to auto calculate the
cf48eb9a
WD
85 TR1 value for the DDR.
86 - Added ECC support (see p3p440).
35118539
SR
87
88 Patch by Stefan Roese, 17 Mar 2006
89
db28ddb4
WD
90* Fix CONFIG_SKIP_LOWLEVEL_INIT dependency in cpu/arm920t/start.S
91 Patch by Peter Menzebach, 13 Oct 2005 [DNX#2006040142000473]
92
534ff676
WD
93* Add support for ymodem protocol download
94 Patch by Stefano Babic, 29 Mar 2006
95
96* Memory Map Update for Delta board: U-Boot is at 0x80000000-0x84000000
97