1 // SPDX-License-Identifier: GPL-2.0+
6 * (C) Copyright 2019 NXP
11 * Date & Time support (no alarms) for Dallas Semiconductor (now Maxim)
12 * Extremly Accurate DS3231 Real Time Clock (RTC).
14 * copied from ds1337.c
24 * RTC register addresses
26 #define RTC_SEC_REG_ADDR 0x0
27 #define RTC_MIN_REG_ADDR 0x1
28 #define RTC_HR_REG_ADDR 0x2
29 #define RTC_DAY_REG_ADDR 0x3
30 #define RTC_DATE_REG_ADDR 0x4
31 #define RTC_MON_REG_ADDR 0x5
32 #define RTC_YR_REG_ADDR 0x6
33 #define RTC_CTL_REG_ADDR 0x0e
34 #define RTC_STAT_REG_ADDR 0x0f
38 * RTC control register bits
40 #define RTC_CTL_BIT_A1IE 0x1 /* Alarm 1 interrupt enable */
41 #define RTC_CTL_BIT_A2IE 0x2 /* Alarm 2 interrupt enable */
42 #define RTC_CTL_BIT_INTCN 0x4 /* Interrupt control */
43 #define RTC_CTL_BIT_RS1 0x8 /* Rate select 1 */
44 #define RTC_CTL_BIT_RS2 0x10 /* Rate select 2 */
45 #define RTC_CTL_BIT_DOSC 0x80 /* Disable Oscillator */
48 * RTC status register bits
50 #define RTC_STAT_BIT_A1F 0x1 /* Alarm 1 flag */
51 #define RTC_STAT_BIT_A2F 0x2 /* Alarm 2 flag */
52 #define RTC_STAT_BIT_OSF 0x80 /* Oscillator stop flag */
53 #define RTC_STAT_BIT_BB32KHZ 0x40 /* Battery backed 32KHz Output */
54 #define RTC_STAT_BIT_EN32KHZ 0x8 /* Enable 32KHz Output */
57 #if !CONFIG_IS_ENABLED(DM_RTC)
58 static uchar rtc_read (uchar reg);
59 static void rtc_write (uchar reg, uchar val);
63 * Get the current time from the RTC
65 int rtc_get (struct rtc_time *tmp)
68 uchar sec, min, hour, mday, wday, mon_cent, year, control, status;
70 control = rtc_read (RTC_CTL_REG_ADDR);
71 status = rtc_read (RTC_STAT_REG_ADDR);
72 sec = rtc_read (RTC_SEC_REG_ADDR);
73 min = rtc_read (RTC_MIN_REG_ADDR);
74 hour = rtc_read (RTC_HR_REG_ADDR);
75 wday = rtc_read (RTC_DAY_REG_ADDR);
76 mday = rtc_read (RTC_DATE_REG_ADDR);
77 mon_cent = rtc_read (RTC_MON_REG_ADDR);
78 year = rtc_read (RTC_YR_REG_ADDR);
80 debug("Get RTC year: %02x mon/cent: %02x mday: %02x wday: %02x "
81 "hr: %02x min: %02x sec: %02x control: %02x status: %02x\n",
82 year, mon_cent, mday, wday, hour, min, sec, control, status);
84 if (status & RTC_STAT_BIT_OSF) {
85 printf ("### Warning: RTC oscillator has stopped\n");
86 /* clear the OSF flag */
87 rtc_write (RTC_STAT_REG_ADDR,
88 rtc_read (RTC_STAT_REG_ADDR) & ~RTC_STAT_BIT_OSF);
92 tmp->tm_sec = bcd2bin (sec & 0x7F);
93 tmp->tm_min = bcd2bin (min & 0x7F);
94 tmp->tm_hour = bcd2bin (hour & 0x3F);
95 tmp->tm_mday = bcd2bin (mday & 0x3F);
96 tmp->tm_mon = bcd2bin (mon_cent & 0x1F);
97 tmp->tm_year = bcd2bin (year) + ((mon_cent & 0x80) ? 2000 : 1900);
98 tmp->tm_wday = bcd2bin ((wday - 1) & 0x07);
102 debug("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
103 tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
104 tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
113 int rtc_set (struct rtc_time *tmp)
117 debug("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
118 tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
119 tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
121 rtc_write (RTC_YR_REG_ADDR, bin2bcd (tmp->tm_year % 100));
123 century = (tmp->tm_year >= 2000) ? 0x80 : 0;
124 rtc_write (RTC_MON_REG_ADDR, bin2bcd (tmp->tm_mon) | century);
126 rtc_write (RTC_DAY_REG_ADDR, bin2bcd (tmp->tm_wday + 1));
127 rtc_write (RTC_DATE_REG_ADDR, bin2bcd (tmp->tm_mday));
128 rtc_write (RTC_HR_REG_ADDR, bin2bcd (tmp->tm_hour));
129 rtc_write (RTC_MIN_REG_ADDR, bin2bcd (tmp->tm_min));
130 rtc_write (RTC_SEC_REG_ADDR, bin2bcd (tmp->tm_sec));
137 * Reset the RTC. We also enable the oscillator output on the
138 * SQW/INTB* pin and program it for 32,768 Hz output. Note that
139 * according to the datasheet, turning on the square wave output
140 * increases the current drain on the backup battery from about
143 void rtc_reset (void)
145 rtc_write (RTC_CTL_REG_ADDR, RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2);
149 * Enable 32KHz output
151 void rtc_enable_32khz_output(void)
153 rtc_write(RTC_STAT_REG_ADDR,
154 RTC_STAT_BIT_BB32KHZ | RTC_STAT_BIT_EN32KHZ);
162 uchar rtc_read (uchar reg)
164 return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg));
168 static void rtc_write (uchar reg, uchar val)
170 i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val);
173 static int ds3231_rtc_get(struct udevice *dev, struct rtc_time *tmp)
175 uchar sec, min, hour, mday, wday, mon_cent, year, status;
177 status = dm_i2c_reg_read(dev, RTC_STAT_REG_ADDR);
178 sec = dm_i2c_reg_read(dev, RTC_SEC_REG_ADDR);
179 min = dm_i2c_reg_read(dev, RTC_MIN_REG_ADDR);
180 hour = dm_i2c_reg_read(dev, RTC_HR_REG_ADDR);
181 wday = dm_i2c_reg_read(dev, RTC_DAY_REG_ADDR);
182 mday = dm_i2c_reg_read(dev, RTC_DATE_REG_ADDR);
183 mon_cent = dm_i2c_reg_read(dev, RTC_MON_REG_ADDR);
184 year = dm_i2c_reg_read(dev, RTC_YR_REG_ADDR);
186 if (status & RTC_STAT_BIT_OSF) {
187 printf("### Warning: RTC oscillator has stopped\n");
188 /* clear the OSF flag */
189 dm_i2c_reg_write(dev, RTC_STAT_REG_ADDR,
190 dm_i2c_reg_read(dev, RTC_STAT_REG_ADDR)
191 & ~RTC_STAT_BIT_OSF);
195 tmp->tm_sec = bcd2bin(sec & 0x7F);
196 tmp->tm_min = bcd2bin(min & 0x7F);
197 tmp->tm_hour = bcd2bin(hour & 0x3F);
198 tmp->tm_mday = bcd2bin(mday & 0x3F);
199 tmp->tm_mon = bcd2bin(mon_cent & 0x1F);
200 tmp->tm_year = bcd2bin(year) + ((mon_cent & 0x80) ? 2000 : 1900);
201 tmp->tm_wday = bcd2bin((wday - 1) & 0x07);
205 debug("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
206 tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
207 tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
212 static int ds3231_rtc_set(struct udevice *dev, const struct rtc_time *tmp)
216 debug("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
217 tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
218 tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
220 dm_i2c_reg_write(dev, RTC_YR_REG_ADDR, bin2bcd(tmp->tm_year % 100));
222 century = (tmp->tm_year >= 2000) ? 0x80 : 0;
223 dm_i2c_reg_write(dev, RTC_MON_REG_ADDR, bin2bcd(tmp->tm_mon) | century);
225 dm_i2c_reg_write(dev, RTC_DAY_REG_ADDR, bin2bcd(tmp->tm_wday + 1));
226 dm_i2c_reg_write(dev, RTC_DATE_REG_ADDR, bin2bcd(tmp->tm_mday));
227 dm_i2c_reg_write(dev, RTC_HR_REG_ADDR, bin2bcd(tmp->tm_hour));
228 dm_i2c_reg_write(dev, RTC_MIN_REG_ADDR, bin2bcd(tmp->tm_min));
229 dm_i2c_reg_write(dev, RTC_SEC_REG_ADDR, bin2bcd(tmp->tm_sec));
234 static int ds3231_rtc_reset(struct udevice *dev)
238 ret = dm_i2c_reg_write(dev, RTC_CTL_REG_ADDR,
239 RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2);
246 static int ds3231_probe(struct udevice *dev)
248 i2c_set_chip_flags(dev, DM_I2C_CHIP_RD_ADDRESS |
249 DM_I2C_CHIP_WR_ADDRESS);
254 static const struct rtc_ops ds3231_rtc_ops = {
255 .get = ds3231_rtc_get,
256 .set = ds3231_rtc_set,
257 .reset = ds3231_rtc_reset,
260 static const struct udevice_id ds3231_rtc_ids[] = {
261 { .compatible = "dallas,ds3231" },
262 { .compatible = "dallas,ds3232" },
266 U_BOOT_DRIVER(rtc_ds3231) = {
267 .name = "rtc-ds3231",
269 .probe = ds3231_probe,
270 .of_match = ds3231_rtc_ids,
271 .ops = &ds3231_rtc_ops,