]> Git Repo - u-boot.git/blame - board/compulab/cm_t35/cm_t35.c
projects / u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
env: Rename eth_getenv_enetaddr() to eth_env_get_enetaddr()
[u-boot.git] / board / compulab / cm_t35 / cm_t35.c
CommitLineData
36b4e2dd 1/*
811acf92 2 * (C) Copyright 2011 - 2013 CompuLab, Ltd. <www.compulab.co.il>
36b4e2dd 3 *
dccd9a0b
IG		 4 * Authors: Mike Rapoport <[email protected]>
5 * Igor Grinberg <[email protected]>
36b4e2dd
MR		 6 *
7 * Derived from omap3evm and Beagle Board by
8 * Manikandan Pillai <[email protected]>
9 * Richard Woodruff <[email protected]>
10 * Syed Mohammed Khasim <[email protected]>
11 *
1a459660 12 * SPDX-License-Identifier: GPL-2.0+
36b4e2dd
MR		 13 */
14
15#include <common.h>
2b8754b2 16#include <status_led.h>
36b4e2dd
MR		 17#include <netdev.h>
18#include <net.h>
19#include <i2c.h>
854a7836 20#include <usb.h>
5c1214de 21#include <mmc.h>
f82eb2fa 22#include <splash.h>
36b4e2dd 23#include <twl4030.h>
82309250 24#include <linux/compiler.h>
36b4e2dd
MR		 25
26#include <asm/io.h>
1221ce45 27#include <linux/errno.h>
36b4e2dd
MR		 28#include <asm/arch/mem.h>
29#include <asm/arch/mux.h>
30#include <asm/arch/mmc_host_def.h>
31#include <asm/arch/sys_proto.h>
32#include <asm/mach-types.h>
854a7836
NK		 33#include <asm/ehci-omap.h>
34#include <asm/gpio.h>
36b4e2dd 35
a937fd16 36#include "../common/common.h"
689be5f8 37#include "../common/eeprom.h"
e4e2bf5e 38
557aa155
IG		 39DECLARE_GLOBAL_DATA_PTR;
40
36b4e2dd
MR		 41const omap3_sysinfo sysinfo = {
42 DDR_DISCRETE,
b65a77a8 43 "CM-T3x board",
36b4e2dd
MR		 44 "NAND",
45};
46
3e51b7c8
SR		 47#ifdef CONFIG_SPL_BUILD
48/*
49 * Routine: get_board_mem_timings
50 * Description: If we use SPL then there is no x-loader nor config header
51 * so we have to setup the DDR timings ourself on both banks.
52 */
53void get_board_mem_timings(struct board_sdrc_timings *timings)
54{
55 timings->mr = MICRON_V_MR_165;
56 timings->mcfg = MICRON_V_MCFG_200(256 << 20); /* raswidth 14 needed */
57 timings->ctrla = MICRON_V_ACTIMA_165;
58 timings->ctrlb = MICRON_V_ACTIMB_165;
59 timings->rfr_ctrl = SDP_3430_SDRC_RFR_CTRL_165MHz;
60}
61#endif
62
fd29dd55
NK		 63struct splash_location splash_locations[] = {
64 {
65 .name = "nand",
66 .storage = SPLASH_STORAGE_NAND,
870dd309 67 .flags = SPLASH_STORAGE_RAW,
fd29dd55
NK		 68 .offset = 0x100000,
69 },
70};
f4a40f05 71
32759894 72int splash_screen_prepare(void)
f35034fe 73{
f82eb2fa
NK		 74 return splash_source_load(splash_locations,
75 ARRAY_SIZE(splash_locations));
f35034fe 76}
f35034fe 77
36b4e2dd
MR		 78/*
79 * Routine: board_init
64f10847 80 * Description: hardware init.
36b4e2dd
MR		 81 */
82int board_init(void)
83{
36b4e2dd
MR		 84 gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
85
36b4e2dd 86 /* board id for Linux */
b65a77a8
IG		 87 if (get_cpu_family() == CPU_OMAP34XX)
88 gd->bd->bi_arch_number = MACH_TYPE_CM_T35;
89 else
90 gd->bd->bi_arch_number = MACH_TYPE_CM_T3730;
91
36b4e2dd
MR		 92 /* boot param addr */
93 gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
94
2d8d190c
UM		 95#if defined(CONFIG_LED_STATUS) && defined(CONFIG_LED_STATUS_BOOT_ENABLE)
96 status_led_set(CONFIG_LED_STATUS_BOOT, CONFIG_LED_STATUS_ON);
2b8754b2
IG		 97#endif
98
36b4e2dd
MR		 99 return 0;
100}
101
8c318eb3
NK		 102/*
103 * Routine: get_board_rev
104 * Description: read system revision
105 */
106u32 get_board_rev(void)
107{
72898ac7 108 return cl_eeprom_get_board_rev(CONFIG_SYS_I2C_EEPROM_BUS);
8c318eb3
NK		 109};
110
8c318eb3
NK		 111int misc_init_r(void)
112{
a937fd16 113 cl_print_pcb_info();
679f82c3 114 omap_die_id_display();
8c318eb3
NK		 115
116 return 0;
117}
118
36b4e2dd
MR		 119/*
120 * Routine: set_muxconf_regs
121 * Description: Setting up the configuration Mux registers specific to the
122 * hardware. Many pins need to be moved from protect to primary
123 * mode.
124 */
b65a77a8 125static void cm_t3x_set_common_muxconf(void)
36b4e2dd
MR		 126{
127 /* SDRC */
128 MUX_VAL(CP(SDRC_D0), (IEN | PTD | DIS | M0)); /*SDRC_D0*/
129 MUX_VAL(CP(SDRC_D1), (IEN | PTD | DIS | M0)); /*SDRC_D1*/
130 MUX_VAL(CP(SDRC_D2), (IEN | PTD | DIS | M0)); /*SDRC_D2*/
131 MUX_VAL(CP(SDRC_D3), (IEN | PTD | DIS | M0)); /*SDRC_D3*/
132 MUX_VAL(CP(SDRC_D4), (IEN | PTD | DIS | M0)); /*SDRC_D4*/
133 MUX_VAL(CP(SDRC_D5), (IEN | PTD | DIS | M0)); /*SDRC_D5*/
134 MUX_VAL(CP(SDRC_D6), (IEN | PTD | DIS | M0)); /*SDRC_D6*/
135 MUX_VAL(CP(SDRC_D7), (IEN | PTD | DIS | M0)); /*SDRC_D7*/
136 MUX_VAL(CP(SDRC_D8), (IEN | PTD | DIS | M0)); /*SDRC_D8*/
137 MUX_VAL(CP(SDRC_D9), (IEN | PTD | DIS | M0)); /*SDRC_D9*/
138 MUX_VAL(CP(SDRC_D10), (IEN | PTD | DIS | M0)); /*SDRC_D10*/
139 MUX_VAL(CP(SDRC_D11), (IEN | PTD | DIS | M0)); /*SDRC_D11*/
140 MUX_VAL(CP(SDRC_D12), (IEN | PTD | DIS | M0)); /*SDRC_D12*/
141 MUX_VAL(CP(SDRC_D13), (IEN | PTD | DIS | M0)); /*SDRC_D13*/
142 MUX_VAL(CP(SDRC_D14), (IEN | PTD | DIS | M0)); /*SDRC_D14*/
143 MUX_VAL(CP(SDRC_D15), (IEN | PTD | DIS | M0)); /*SDRC_D15*/
144 MUX_VAL(CP(SDRC_D16), (IEN | PTD | DIS | M0)); /*SDRC_D16*/
145 MUX_VAL(CP(SDRC_D17), (IEN | PTD | DIS | M0)); /*SDRC_D17*/
146 MUX_VAL(CP(SDRC_D18), (IEN | PTD | DIS | M0)); /*SDRC_D18*/
147 MUX_VAL(CP(SDRC_D19), (IEN | PTD | DIS | M0)); /*SDRC_D19*/
148 MUX_VAL(CP(SDRC_D20), (IEN | PTD | DIS | M0)); /*SDRC_D20*/
149 MUX_VAL(CP(SDRC_D21), (IEN | PTD | DIS | M0)); /*SDRC_D21*/
150 MUX_VAL(CP(SDRC_D22), (IEN | PTD | DIS | M0)); /*SDRC_D22*/
151 MUX_VAL(CP(SDRC_D23), (IEN | PTD | DIS | M0)); /*SDRC_D23*/
152 MUX_VAL(CP(SDRC_D24), (IEN | PTD | DIS | M0)); /*SDRC_D24*/
153 MUX_VAL(CP(SDRC_D25), (IEN | PTD | DIS | M0)); /*SDRC_D25*/
154 MUX_VAL(CP(SDRC_D26), (IEN | PTD | DIS | M0)); /*SDRC_D26*/
155 MUX_VAL(CP(SDRC_D27), (IEN | PTD | DIS | M0)); /*SDRC_D27*/
156 MUX_VAL(CP(SDRC_D28), (IEN | PTD | DIS | M0)); /*SDRC_D28*/
157 MUX_VAL(CP(SDRC_D29), (IEN | PTD | DIS | M0)); /*SDRC_D29*/
158 MUX_VAL(CP(SDRC_D30), (IEN | PTD | DIS | M0)); /*SDRC_D30*/
159 MUX_VAL(CP(SDRC_D31), (IEN | PTD | DIS | M0)); /*SDRC_D31*/
160 MUX_VAL(CP(SDRC_CLK), (IEN | PTD | DIS | M0)); /*SDRC_CLK*/
161 MUX_VAL(CP(SDRC_DQS0), (IEN | PTD | DIS | M0)); /*SDRC_DQS0*/
162 MUX_VAL(CP(SDRC_DQS1), (IEN | PTD | DIS | M0)); /*SDRC_DQS1*/
163 MUX_VAL(CP(SDRC_DQS2), (IEN | PTD | DIS | M0)); /*SDRC_DQS2*/
164 MUX_VAL(CP(SDRC_DQS3), (IEN | PTD | DIS | M0)); /*SDRC_DQS3*/
165 MUX_VAL(CP(SDRC_CKE0), (IDIS | PTU | EN | M0)); /*SDRC_CKE0*/
166 MUX_VAL(CP(SDRC_CKE1), (IDIS | PTD | DIS | M7)); /*SDRC_CKE1*/
167
168 /* GPMC */
169 MUX_VAL(CP(GPMC_A1), (IDIS | PTU | EN | M0)); /*GPMC_A1*/
170 MUX_VAL(CP(GPMC_A2), (IDIS | PTU | EN | M0)); /*GPMC_A2*/
171 MUX_VAL(CP(GPMC_A3), (IDIS | PTU | EN | M0)); /*GPMC_A3*/
172 MUX_VAL(CP(GPMC_A4), (IDIS | PTU | EN | M0)); /*GPMC_A4*/
173 MUX_VAL(CP(GPMC_A5), (IDIS | PTU | EN | M0)); /*GPMC_A5*/
174 MUX_VAL(CP(GPMC_A6), (IDIS | PTU | EN | M0)); /*GPMC_A6*/
175 MUX_VAL(CP(GPMC_A7), (IDIS | PTU | EN | M0)); /*GPMC_A7*/
176 MUX_VAL(CP(GPMC_A8), (IDIS | PTU | EN | M0)); /*GPMC_A8*/
177 MUX_VAL(CP(GPMC_A9), (IDIS | PTU | EN | M0)); /*GPMC_A9*/
178 MUX_VAL(CP(GPMC_A10), (IDIS | PTU | EN | M0)); /*GPMC_A10*/
179 MUX_VAL(CP(GPMC_D0), (IEN | PTU | EN | M0)); /*GPMC_D0*/
180 MUX_VAL(CP(GPMC_D1), (IEN | PTU | EN | M0)); /*GPMC_D1*/
181 MUX_VAL(CP(GPMC_D2), (IEN | PTU | EN | M0)); /*GPMC_D2*/
182 MUX_VAL(CP(GPMC_D3), (IEN | PTU | EN | M0)); /*GPMC_D3*/
183 MUX_VAL(CP(GPMC_D4), (IEN | PTU | EN | M0)); /*GPMC_D4*/
184 MUX_VAL(CP(GPMC_D5), (IEN | PTU | EN | M0)); /*GPMC_D5*/
185 MUX_VAL(CP(GPMC_D6), (IEN | PTU | EN | M0)); /*GPMC_D6*/
186 MUX_VAL(CP(GPMC_D7), (IEN | PTU | EN | M0)); /*GPMC_D7*/
187 MUX_VAL(CP(GPMC_D8), (IEN | PTU | EN | M0)); /*GPMC_D8*/
188 MUX_VAL(CP(GPMC_D9), (IEN | PTU | EN | M0)); /*GPMC_D9*/
189 MUX_VAL(CP(GPMC_D10), (IEN | PTU | EN | M0)); /*GPMC_D10*/
190 MUX_VAL(CP(GPMC_D11), (IEN | PTU | EN | M0)); /*GPMC_D11*/
191 MUX_VAL(CP(GPMC_D12), (IEN | PTU | EN | M0)); /*GPMC_D12*/
192 MUX_VAL(CP(GPMC_D13), (IEN | PTU | EN | M0)); /*GPMC_D13*/
193 MUX_VAL(CP(GPMC_D14), (IEN | PTU | EN | M0)); /*GPMC_D14*/
194 MUX_VAL(CP(GPMC_D15), (IEN | PTU | EN | M0)); /*GPMC_D15*/
195 MUX_VAL(CP(GPMC_NCS0), (IDIS | PTU | EN | M0)); /*GPMC_nCS0*/
196
197 /* SB-T35 Ethernet */
198 MUX_VAL(CP(GPMC_NCS4), (IEN | PTU | EN | M0)); /*GPMC_nCS4*/
199
7878ca51
NK		 200 /* DVI enable */
201 MUX_VAL(CP(GPMC_NCS3), (IDIS | PTU | DIS | M4));/*GPMC_nCS3*/
202
63c4f17b
NK		 203 /* DataImage backlight */
204 MUX_VAL(CP(GPMC_NCS7), (IDIS | PTU | DIS | M4));/*GPIO_58*/
205
b65a77a8 206 /* CM-T3x Ethernet */
36b4e2dd
MR		 207 MUX_VAL(CP(GPMC_NCS5), (IDIS | PTU | DIS | M0)); /*GPMC_nCS5*/
208 MUX_VAL(CP(GPMC_CLK), (IEN | PTD | DIS | M4)); /*GPIO_59*/
209 MUX_VAL(CP(GPMC_NADV_ALE), (IDIS | PTD | DIS | M0)); /*nADV_ALE*/
210 MUX_VAL(CP(GPMC_NOE), (IDIS | PTD | DIS | M0)); /*nOE*/
211 MUX_VAL(CP(GPMC_NWE), (IDIS | PTD | DIS | M0)); /*nWE*/
212 MUX_VAL(CP(GPMC_NBE0_CLE), (IDIS | PTU | EN | M0)); /*nBE0_CLE*/
213 MUX_VAL(CP(GPMC_NBE1), (IDIS | PTD | DIS | M4)); /*GPIO_61*/
214 MUX_VAL(CP(GPMC_NWP), (IEN | PTD | DIS | M0)); /*nWP*/
215 MUX_VAL(CP(GPMC_WAIT0), (IEN | PTU | EN | M0)); /*WAIT0*/
216
217 /* DSS */
218 MUX_VAL(CP(DSS_PCLK), (IDIS | PTD | DIS | M0)); /*DSS_PCLK*/
219 MUX_VAL(CP(DSS_HSYNC), (IDIS | PTD | DIS | M0)); /*DSS_HSYNC*/
220 MUX_VAL(CP(DSS_VSYNC), (IDIS | PTD | DIS | M0)); /*DSS_VSYNC*/
221 MUX_VAL(CP(DSS_ACBIAS), (IDIS | PTD | DIS | M0)); /*DSS_ACBIAS*/
36b4e2dd
MR		 222 MUX_VAL(CP(DSS_DATA6), (IDIS | PTD | DIS | M0)); /*DSS_DATA6*/
223 MUX_VAL(CP(DSS_DATA7), (IDIS | PTD | DIS | M0)); /*DSS_DATA7*/
224 MUX_VAL(CP(DSS_DATA8), (IDIS | PTD | DIS | M0)); /*DSS_DATA8*/
225 MUX_VAL(CP(DSS_DATA9), (IDIS | PTD | DIS | M0)); /*DSS_DATA9*/
226 MUX_VAL(CP(DSS_DATA10), (IDIS | PTD | DIS | M0)); /*DSS_DATA10*/
227 MUX_VAL(CP(DSS_DATA11), (IDIS | PTD | DIS | M0)); /*DSS_DATA11*/
228 MUX_VAL(CP(DSS_DATA12), (IDIS | PTD | DIS | M0)); /*DSS_DATA12*/
229 MUX_VAL(CP(DSS_DATA13), (IDIS | PTD | DIS | M0)); /*DSS_DATA13*/
230 MUX_VAL(CP(DSS_DATA14), (IDIS | PTD | DIS | M0)); /*DSS_DATA14*/
231 MUX_VAL(CP(DSS_DATA15), (IDIS | PTD | DIS | M0)); /*DSS_DATA15*/
232 MUX_VAL(CP(DSS_DATA16), (IDIS | PTD | DIS | M0)); /*DSS_DATA16*/
233 MUX_VAL(CP(DSS_DATA17), (IDIS | PTD | DIS | M0)); /*DSS_DATA17*/
36b4e2dd
MR		 234
235 /* serial interface */
236 MUX_VAL(CP(UART3_RX_IRRX), (IEN | PTD | DIS | M0)); /*UART3_RX*/
237 MUX_VAL(CP(UART3_TX_IRTX), (IDIS | PTD | DIS | M0)); /*UART3_TX*/
238
239 /* mUSB */
240 MUX_VAL(CP(HSUSB0_CLK), (IEN | PTD | DIS | M0)); /*HSUSB0_CLK*/
241 MUX_VAL(CP(HSUSB0_STP), (IDIS | PTU | EN | M0)); /*HSUSB0_STP*/
242 MUX_VAL(CP(HSUSB0_DIR), (IEN | PTD | DIS | M0)); /*HSUSB0_DIR*/
243 MUX_VAL(CP(HSUSB0_NXT), (IEN | PTD | DIS | M0)); /*HSUSB0_NXT*/
244 MUX_VAL(CP(HSUSB0_DATA0), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA0*/
245 MUX_VAL(CP(HSUSB0_DATA1), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA1*/
246 MUX_VAL(CP(HSUSB0_DATA2), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA2*/
247 MUX_VAL(CP(HSUSB0_DATA3), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA3*/
248 MUX_VAL(CP(HSUSB0_DATA4), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA4*/
249 MUX_VAL(CP(HSUSB0_DATA5), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA5*/
250 MUX_VAL(CP(HSUSB0_DATA6), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA6*/
251 MUX_VAL(CP(HSUSB0_DATA7), (IEN | PTD | DIS | M0)); /*HSUSB0_DATA7*/
252
854a7836
NK		 253 /* USB EHCI */
254 MUX_VAL(CP(ETK_D0_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT0*/
255 MUX_VAL(CP(ETK_D1_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT1*/
256 MUX_VAL(CP(ETK_D2_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT2*/
257 MUX_VAL(CP(ETK_D7_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT3*/
258 MUX_VAL(CP(ETK_D4_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT4*/
259 MUX_VAL(CP(ETK_D5_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT5*/
260 MUX_VAL(CP(ETK_D6_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT6*/
261 MUX_VAL(CP(ETK_D3_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DT7*/
262 MUX_VAL(CP(ETK_D8_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_DIR*/
263 MUX_VAL(CP(ETK_D9_ES2), (IEN | PTD | EN | M3)); /*HSUSB1_NXT*/
264 MUX_VAL(CP(ETK_CTL_ES2), (IDIS | PTD | DIS | M3)); /*HSUSB1_CLK*/
265 MUX_VAL(CP(ETK_CLK_ES2), (IDIS | PTU | DIS | M3)); /*HSUSB1_STP*/
266
267 MUX_VAL(CP(ETK_D14_ES2), (IEN | PTD | EN | M3)); /*HSUSB2_DT0*/
268 MUX_VAL(CP(ETK_D15_ES2), (IEN | PTD | EN | M3)); /*HSUSB2_DT1*/
269 MUX_VAL(CP(MCSPI1_CS3), (IEN | PTD | EN | M3)); /*HSUSB2_DT2*/
270 MUX_VAL(CP(MCSPI2_CS1), (IEN | PTD | EN | M3)); /*HSUSB2_DT3*/
271 MUX_VAL(CP(MCSPI2_SIMO), (IEN | PTD | EN | M3)); /*HSUSB2_DT4*/
272 MUX_VAL(CP(MCSPI2_SOMI), (IEN | PTD | EN | M3)); /*HSUSB2_DT5*/
273 MUX_VAL(CP(MCSPI2_CS0), (IEN | PTD | EN | M3)); /*HSUSB2_DT6*/
274 MUX_VAL(CP(MCSPI2_CLK), (IEN | PTD | EN | M3)); /*HSUSB2_DT7*/
275 MUX_VAL(CP(ETK_D12_ES2), (IEN | PTD | EN | M3)); /*HSUSB2_DIR*/
276 MUX_VAL(CP(ETK_D13_ES2), (IEN | PTD | EN | M3)); /*HSUSB2_NXT*/
277 MUX_VAL(CP(ETK_D10_ES2), (IDIS | PTD | DIS | M3)); /*HSUSB2_CLK*/
278 MUX_VAL(CP(ETK_D11_ES2), (IDIS | PTU | DIS | M3)); /*HSUSB2_STP*/
279
280 /* SB_T35_USB_HUB_RESET_GPIO */
281 MUX_VAL(CP(CAM_WEN), (IDIS | PTD | DIS | M4)); /*GPIO_167*/
282
36b4e2dd
MR		 283 /* I2C1 */
284 MUX_VAL(CP(I2C1_SCL), (IEN | PTU | EN | M0)); /*I2C1_SCL*/
285 MUX_VAL(CP(I2C1_SDA), (IEN | PTU | EN | M0)); /*I2C1_SDA*/
79874ae9
NK		 286 /* I2C2 */
287 MUX_VAL(CP(I2C2_SCL), (IEN | PTU | EN | M0)); /*I2C2_SCL*/
288 MUX_VAL(CP(I2C2_SDA), (IEN | PTU | EN | M0)); /*I2C2_SDA*/
289 /* I2C3 */
290 MUX_VAL(CP(I2C3_SCL), (IEN | PTU | EN | M0)); /*I2C3_SCL*/
291 MUX_VAL(CP(I2C3_SDA), (IEN | PTU | EN | M0)); /*I2C3_SDA*/
36b4e2dd
MR		 292
293 /* control and debug */
294 MUX_VAL(CP(SYS_32K), (IEN | PTD | DIS | M0)); /*SYS_32K*/
295 MUX_VAL(CP(SYS_CLKREQ), (IEN | PTD | DIS | M0)); /*SYS_CLKREQ*/
296 MUX_VAL(CP(SYS_NIRQ), (IEN | PTU | EN | M0)); /*SYS_nIRQ*/
297 MUX_VAL(CP(SYS_OFF_MODE), (IEN | PTD | DIS | M0)); /*OFF_MODE*/
298 MUX_VAL(CP(SYS_CLKOUT1), (IEN | PTD | DIS | M0)); /*CLKOUT1*/
2b8754b2 299 MUX_VAL(CP(SYS_CLKOUT2), (IDIS | PTU | DIS | M4)); /*green LED*/
b5ff205c 300 MUX_VAL(CP(JTAG_NTRST), (IEN | PTD | DIS | M0)); /*JTAG_NTRST*/
36b4e2dd
MR		 301 MUX_VAL(CP(JTAG_TCK), (IEN | PTD | DIS | M0)); /*JTAG_TCK*/
302 MUX_VAL(CP(JTAG_TMS), (IEN | PTD | DIS | M0)); /*JTAG_TMS*/
303 MUX_VAL(CP(JTAG_TDI), (IEN | PTD | DIS | M0)); /*JTAG_TDI*/
eec70c2d
IG		 304
305 /* MMC1 */
306 MUX_VAL(CP(MMC1_CLK), (IDIS | PTU | EN | M0)); /*MMC1_CLK*/
307 MUX_VAL(CP(MMC1_CMD), (IEN | PTU | EN | M0)); /*MMC1_CMD*/
308 MUX_VAL(CP(MMC1_DAT0), (IEN | PTU | EN | M0)); /*MMC1_DAT0*/
309 MUX_VAL(CP(MMC1_DAT1), (IEN | PTU | EN | M0)); /*MMC1_DAT1*/
310 MUX_VAL(CP(MMC1_DAT2), (IEN | PTU | EN | M0)); /*MMC1_DAT2*/
311 MUX_VAL(CP(MMC1_DAT3), (IEN | PTU | EN | M0)); /*MMC1_DAT3*/
63c4f17b
NK		 312
313 /* SPI */
314 MUX_VAL(CP(MCBSP1_CLKR), (IEN | PTD | DIS | M1)); /*MCSPI4_CLK*/
315 MUX_VAL(CP(MCBSP1_DX), (IEN | PTD | DIS | M1)); /*MCSPI4_SIMO*/
316 MUX_VAL(CP(MCBSP1_DR), (IEN | PTD | DIS | M1)); /*MCSPI4_SOMI*/
317 MUX_VAL(CP(MCBSP1_FSX), (IEN | PTU | EN | M1)); /*MCSPI4_CS0*/
318
319 /* display controls */
320 MUX_VAL(CP(MCBSP1_FSR), (IDIS | PTU | DIS | M4)); /*GPIO_157*/
b65a77a8
IG		 321}
322
323static void cm_t35_set_muxconf(void)
324{
325 /* DSS */
326 MUX_VAL(CP(DSS_DATA0), (IDIS | PTD | DIS | M0)); /*DSS_DATA0*/
327 MUX_VAL(CP(DSS_DATA1), (IDIS | PTD | DIS | M0)); /*DSS_DATA1*/
328 MUX_VAL(CP(DSS_DATA2), (IDIS | PTD | DIS | M0)); /*DSS_DATA2*/
329 MUX_VAL(CP(DSS_DATA3), (IDIS | PTD | DIS | M0)); /*DSS_DATA3*/
330 MUX_VAL(CP(DSS_DATA4), (IDIS | PTD | DIS | M0)); /*DSS_DATA4*/
331 MUX_VAL(CP(DSS_DATA5), (IDIS | PTD | DIS | M0)); /*DSS_DATA5*/
332
333 MUX_VAL(CP(DSS_DATA18), (IDIS | PTD | DIS | M0)); /*DSS_DATA18*/
334 MUX_VAL(CP(DSS_DATA19), (IDIS | PTD | DIS | M0)); /*DSS_DATA19*/
335 MUX_VAL(CP(DSS_DATA20), (IDIS | PTD | DIS | M0)); /*DSS_DATA20*/
336 MUX_VAL(CP(DSS_DATA21), (IDIS | PTD | DIS | M0)); /*DSS_DATA21*/
337 MUX_VAL(CP(DSS_DATA22), (IDIS | PTD | DIS | M0)); /*DSS_DATA22*/
338 MUX_VAL(CP(DSS_DATA23), (IDIS | PTD | DIS | M0)); /*DSS_DATA23*/
339
340 /* MMC1 */
eec70c2d
IG		 341 MUX_VAL(CP(MMC1_DAT4), (IEN | PTU | EN | M0)); /*MMC1_DAT4*/
342 MUX_VAL(CP(MMC1_DAT5), (IEN | PTU | EN | M0)); /*MMC1_DAT5*/
343 MUX_VAL(CP(MMC1_DAT6), (IEN | PTU | EN | M0)); /*MMC1_DAT6*/
344 MUX_VAL(CP(MMC1_DAT7), (IEN | PTU | EN | M0)); /*MMC1_DAT7*/
36b4e2dd
MR		 345}
346
b65a77a8
IG		 347static void cm_t3730_set_muxconf(void)
348{
349 /* DSS */
350 MUX_VAL(CP(DSS_DATA18), (IDIS | PTD | DIS | M3)); /*DSS_DATA0*/
351 MUX_VAL(CP(DSS_DATA19), (IDIS | PTD | DIS | M3)); /*DSS_DATA1*/
352 MUX_VAL(CP(DSS_DATA20), (IDIS | PTD | DIS | M3)); /*DSS_DATA2*/
353 MUX_VAL(CP(DSS_DATA21), (IDIS | PTD | DIS | M3)); /*DSS_DATA3*/
354 MUX_VAL(CP(DSS_DATA22), (IDIS | PTD | DIS | M3)); /*DSS_DATA4*/
355 MUX_VAL(CP(DSS_DATA23), (IDIS | PTD | DIS | M3)); /*DSS_DATA5*/
356
357 MUX_VAL(CP(SYS_BOOT0), (IDIS | PTD | DIS | M3)); /*DSS_DATA18*/
358 MUX_VAL(CP(SYS_BOOT1), (IDIS | PTD | DIS | M3)); /*DSS_DATA19*/
359 MUX_VAL(CP(SYS_BOOT3), (IDIS | PTD | DIS | M3)); /*DSS_DATA20*/
360 MUX_VAL(CP(SYS_BOOT4), (IDIS | PTD | DIS | M3)); /*DSS_DATA21*/
361 MUX_VAL(CP(SYS_BOOT5), (IDIS | PTD | DIS | M3)); /*DSS_DATA22*/
362 MUX_VAL(CP(SYS_BOOT6), (IDIS | PTD | DIS | M3)); /*DSS_DATA23*/
363}
364
365void set_muxconf_regs(void)
366{
367 cm_t3x_set_common_muxconf();
368
369 if (get_cpu_family() == CPU_OMAP34XX)
370 cm_t35_set_muxconf();
371 else
372 cm_t3730_set_muxconf();
373}
374
4aa2ba3a 375#if defined(CONFIG_MMC)
00d241da
IG		 376#define SB_T35_WP_GPIO 59
377
5c1214de
NK		 378int board_mmc_getcd(struct mmc *mmc)
379{
380 u8 val;
381
b29c2f0c 382 if (twl4030_i2c_read_u8(TWL4030_CHIP_GPIO, TWL4030_BASEADD_GPIO, &val))
5c1214de
NK		 383 return -1;
384
385 return !(val & 1);
386}
387
28fed362
TR		 388int board_mmc_init(bd_t *bis)
389{
00d241da 390 return omap_mmc_init(0, 0, 0, -1, SB_T35_WP_GPIO);
28fed362
TR		 391}
392#endif
393
4aa2ba3a 394#if defined(CONFIG_MMC)
aac5450e
PK		 395void board_mmc_power_init(void)
396{
397 twl4030_power_mmc_init(0);
398}
399#endif
400
94d50bed 401#ifdef CONFIG_SYS_I2C_OMAP24XX
36b4e2dd
MR		 402/*
403 * Routine: reset_net_chip
404 * Description: reset the Ethernet controller via TPS65930 GPIO
405 */
9886c3d7 406static int cm_t3x_reset_net_chip(int gpio)
36b4e2dd
MR		 407{
408 /* Set GPIO1 of TPS65930 as output */
0208aaf6
NM		 409 twl4030_i2c_write_u8(TWL4030_CHIP_GPIO, TWL4030_BASEADD_GPIO + 0x03,
410 0x02);
36b4e2dd 411 /* Send a pulse on the GPIO pin */
0208aaf6
NM		 412 twl4030_i2c_write_u8(TWL4030_CHIP_GPIO, TWL4030_BASEADD_GPIO + 0x0C,
413 0x02);
36b4e2dd 414 udelay(1);
0208aaf6
NM		 415 twl4030_i2c_write_u8(TWL4030_CHIP_GPIO, TWL4030_BASEADD_GPIO + 0x09,
416 0x02);
07277e74 417 mdelay(40);
0208aaf6
NM		 418 twl4030_i2c_write_u8(TWL4030_CHIP_GPIO, TWL4030_BASEADD_GPIO + 0x0C,
419 0x02);
07277e74 420 mdelay(1);
9886c3d7 421 return 0;
36b4e2dd
MR		 422}
423#else
9886c3d7 424static inline int cm_t3x_reset_net_chip(int gpio) { return 0; }
36b4e2dd
MR		 425#endif
426
ce15ec9f 427#ifdef CONFIG_SMC911X
36b4e2dd
MR		 428/*
429 * Routine: handle_mac_address
430 * Description: prepare MAC address for on-board Ethernet.
431 */
432static int handle_mac_address(void)
433{
434 unsigned char enetaddr[6];
435 int rc;
436
35affd7a 437 rc = eth_env_get_enetaddr("ethaddr", enetaddr);
36b4e2dd
MR		 438 if (rc)
439 return 0;
440
e7a2447b 441 rc = cl_eeprom_read_mac_addr(enetaddr, CONFIG_SYS_I2C_EEPROM_BUS);
36b4e2dd
MR		 442 if (rc)
443 return rc;
36b4e2dd 444
0adb5b76 445 if (!is_valid_ethaddr(enetaddr))
36b4e2dd
MR		 446 return -1;
447
fd1e959e 448 return eth_env_set_enetaddr("ethaddr", enetaddr);
36b4e2dd
MR		 449}
450
36b4e2dd
MR		 451/*
452 * Routine: board_eth_init
453 * Description: initialize module and base-board Ethernet chips
454 */
455int board_eth_init(bd_t *bis)
456{
457 int rc = 0, rc1 = 0;
458
36b4e2dd
MR		 459 rc1 = handle_mac_address();
460 if (rc1)
64f10847 461 printf("No MAC address found! ");
36b4e2dd 462
9886c3d7
IG		 463 rc1 = cl_omap3_smc911x_init(0, 5, CM_T3X_SMC911X_BASE,
464 cm_t3x_reset_net_chip, -EINVAL);
36b4e2dd
MR		 465 if (rc1 > 0)
466 rc++;
467
9886c3d7 468 rc1 = cl_omap3_smc911x_init(1, 4, SB_T35_SMC911X_BASE, NULL, -EINVAL);
36b4e2dd
MR		 469 if (rc1 > 0)
470 rc++;
36b4e2dd
MR		 471
472 return rc;
473}
ce15ec9f 474#endif
82309250 475
854a7836
NK		 476#ifdef CONFIG_USB_EHCI_OMAP
477struct omap_usbhs_board_data usbhs_bdata = {
478 .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
479 .port_mode[1] = OMAP_EHCI_PORT_MODE_PHY,
480 .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
481};
482
483#define SB_T35_USB_HUB_RESET_GPIO 167
127efc4f 484int ehci_hcd_init(int index, enum usb_init_type init,
959bc1d5 485 struct ehci_hccr **hccr, struct ehci_hcor **hcor)
854a7836
NK		 486{
487 u8 val;
488 int offset;
489
959bc1d5 490 cl_usb_hub_init(SB_T35_USB_HUB_RESET_GPIO, "sb-t35 hub rst");
854a7836
NK		 491
492 offset = TWL4030_BASEADD_GPIO + TWL4030_GPIO_GPIODATADIR1;
b29c2f0c 493 twl4030_i2c_read_u8(TWL4030_CHIP_GPIO, offset, &val);
854a7836
NK		 494 /* Set GPIO6 and GPIO7 of TPS65930 as output */
495 val |= 0xC0;
0208aaf6 496 twl4030_i2c_write_u8(TWL4030_CHIP_GPIO, offset, val);
854a7836
NK		 497 offset = TWL4030_BASEADD_GPIO + TWL4030_GPIO_SETGPIODATAOUT1;
498 /* Take both PHYs out of reset */
0208aaf6 499 twl4030_i2c_write_u8(TWL4030_CHIP_GPIO, offset, 0xC0);
854a7836
NK		 500 udelay(1);
501
16297cfb 502 return omap_ehci_hcd_init(index, &usbhs_bdata, hccr, hcor);
854a7836
NK		 503}
504
505int ehci_hcd_stop(void)
506{
959bc1d5 507 cl_usb_hub_deinit(SB_T35_USB_HUB_RESET_GPIO);
854a7836
NK		 508 return omap_ehci_hcd_stop();
509}
854a7836 510#endif /* CONFIG_USB_EHCI_OMAP */
Empty description
This page took 0.29194 seconds and 4 git commands to generate.