]> Git Repo - qemu.git/commitdiff
target/riscv: Set instance_align on RISCVCPU TypeInfo
authorRichard Henderson <[email protected]>
Wed, 16 Sep 2020 00:46:37 +0000 (17:46 -0700)
committerEduardo Habkost <[email protected]>
Fri, 18 Sep 2020 17:59:51 +0000 (13:59 -0400)
Fix alignment of CPURISCVState.vreg.

Signed-off-by: Richard Henderson <[email protected]>
Reviewed-by: Alistair Francis <[email protected]>
Message-Id: <20200916004638.2444147[email protected]>
Signed-off-by: Eduardo Habkost <[email protected]>
target/riscv/cpu.c

index 57c006df5dd0642deb7ef701b20b80ceee19fc03..0bbfd7f45748c517108ec14bc6b6c8644e3772e1 100644 (file)
@@ -628,6 +628,7 @@ static const TypeInfo riscv_cpu_type_infos[] = {
         .name = TYPE_RISCV_CPU,
         .parent = TYPE_CPU,
         .instance_size = sizeof(RISCVCPU),
+        .instance_align = __alignof__(RISCVCPU),
         .instance_init = riscv_cpu_init,
         .abstract = true,
         .class_size = sizeof(RISCVCPUClass),
This page took 0.031969 seconds and 4 git commands to generate.