]> Git Repo - qemu.git/blob - hw/pci_bridge_dev.c
Merge remote-tracking branch 'afaerber-or/qom-next-2' into staging
[qemu.git] / hw / pci_bridge_dev.c
1 /*
2  * Standard PCI Bridge Device
3  *
4  * Copyright (c) 2011 Red Hat Inc. Author: Michael S. Tsirkin <[email protected]>
5  *
6  * http://www.pcisig.com/specifications/conventional/pci_to_pci_bridge_architecture/
7  *
8  * This program is free software; you can redistribute it and/or modify
9  * it under the terms of the GNU General Public License as published by
10  * the Free Software Foundation; either version 2 of the License, or
11  * (at your option) any later version.
12  *
13  * This program is distributed in the hope that it will be useful,
14  * but WITHOUT ANY WARRANTY; without even the implied warranty of
15  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16  * GNU General Public License for more details.
17  *
18  * You should have received a copy of the GNU General Public License along
19  * with this program; if not, see <http://www.gnu.org/licenses/>.
20  */
21
22 #include "pci_bridge.h"
23 #include "pci_ids.h"
24 #include "msi.h"
25 #include "shpc.h"
26 #include "slotid_cap.h"
27 #include "memory.h"
28 #include "pci_internals.h"
29
30 #define REDHAT_PCI_VENDOR_ID 0x1b36
31 #define PCI_BRIDGE_DEV_VENDOR_ID REDHAT_PCI_VENDOR_ID
32 #define PCI_BRIDGE_DEV_DEVICE_ID 0x1
33
34 struct PCIBridgeDev {
35     PCIBridge bridge;
36     MemoryRegion bar;
37     uint8_t chassis_nr;
38 #define PCI_BRIDGE_DEV_F_MSI_REQ 0
39     uint32_t flags;
40 };
41 typedef struct PCIBridgeDev PCIBridgeDev;
42
43 /* Mapping mandated by PCI-to-PCI Bridge architecture specification,
44  * revision 1.2 */
45 /* Table 9-1: Interrupt Binding for Devices Behind a Bridge */
46 static int pci_bridge_dev_map_irq_fn(PCIDevice *dev, int irq_num)
47 {
48     return (irq_num + PCI_SLOT(dev->devfn)) % PCI_NUM_PINS;
49 }
50
51 static int pci_bridge_dev_initfn(PCIDevice *dev)
52 {
53     PCIBridge *br = DO_UPCAST(PCIBridge, dev, dev);
54     PCIBridgeDev *bridge_dev = DO_UPCAST(PCIBridgeDev, bridge, br);
55     int err, ret;
56     pci_bridge_map_irq(br, NULL, pci_bridge_dev_map_irq_fn);
57     err = pci_bridge_initfn(dev);
58     if (err) {
59         goto bridge_error;
60     }
61     memory_region_init(&bridge_dev->bar, "shpc-bar", shpc_bar_size(dev));
62     err = shpc_init(dev, &br->sec_bus, &bridge_dev->bar, 0);
63     if (err) {
64         goto shpc_error;
65     }
66     err = slotid_cap_init(dev, 0, bridge_dev->chassis_nr, 0);
67     if (err) {
68         goto slotid_error;
69     }
70     if ((bridge_dev->flags & (1 << PCI_BRIDGE_DEV_F_MSI_REQ)) &&
71         msi_supported) {
72         err = msi_init(dev, 0, 1, true, true);
73         if (err < 0) {
74             goto msi_error;
75         }
76     }
77     /* TODO: spec recommends using 64 bit prefetcheable BAR.
78      * Check whether that works well. */
79     pci_register_bar(dev, 0, PCI_BASE_ADDRESS_SPACE_MEMORY |
80                      PCI_BASE_ADDRESS_MEM_TYPE_64, &bridge_dev->bar);
81     dev->config[PCI_INTERRUPT_PIN] = 0x1;
82     return 0;
83 msi_error:
84     slotid_cap_cleanup(dev);
85 slotid_error:
86     shpc_cleanup(dev, &bridge_dev->bar);
87 shpc_error:
88     memory_region_destroy(&bridge_dev->bar);
89     ret = pci_bridge_exitfn(dev);
90     assert(!ret);
91 bridge_error:
92     return err;
93 }
94
95 static int pci_bridge_dev_exitfn(PCIDevice *dev)
96 {
97     PCIBridge *br = DO_UPCAST(PCIBridge, dev, dev);
98     PCIBridgeDev *bridge_dev = DO_UPCAST(PCIBridgeDev, bridge, br);
99     int ret;
100     if (msi_present(dev)) {
101         msi_uninit(dev);
102     }
103     slotid_cap_cleanup(dev);
104     shpc_cleanup(dev, &bridge_dev->bar);
105     memory_region_destroy(&bridge_dev->bar);
106     ret = pci_bridge_exitfn(dev);
107     assert(!ret);
108     return 0;
109 }
110
111 static void pci_bridge_dev_write_config(PCIDevice *d,
112                                         uint32_t address, uint32_t val, int len)
113 {
114     pci_bridge_write_config(d, address, val, len);
115     if (msi_present(d)) {
116         msi_write_config(d, address, val, len);
117     }
118     shpc_cap_write_config(d, address, val, len);
119 }
120
121 static void qdev_pci_bridge_dev_reset(DeviceState *qdev)
122 {
123     PCIDevice *dev = DO_UPCAST(PCIDevice, qdev, qdev);
124
125     pci_bridge_reset(qdev);
126     shpc_reset(dev);
127 }
128
129 static Property pci_bridge_dev_properties[] = {
130                     /* Note: 0 is not a legal chassis number. */
131     DEFINE_PROP_UINT8("chassis_nr", PCIBridgeDev, chassis_nr, 0),
132     DEFINE_PROP_BIT("msi", PCIBridgeDev, flags, PCI_BRIDGE_DEV_F_MSI_REQ, true),
133     DEFINE_PROP_END_OF_LIST(),
134 };
135
136 static const VMStateDescription pci_bridge_dev_vmstate = {
137     .name = "pci_bridge",
138     .fields = (VMStateField[]) {
139         VMSTATE_PCI_DEVICE(bridge.dev, PCIBridgeDev),
140         SHPC_VMSTATE(bridge.dev.shpc, PCIBridgeDev),
141         VMSTATE_END_OF_LIST()
142     }
143 };
144
145 static void pci_bridge_dev_class_init(ObjectClass *klass, void *data)
146 {
147     DeviceClass *dc = DEVICE_CLASS(klass);
148     PCIDeviceClass *k = PCI_DEVICE_CLASS(klass);
149     k->init = pci_bridge_dev_initfn;
150     k->exit = pci_bridge_dev_exitfn;
151     k->config_write = pci_bridge_dev_write_config;
152     k->vendor_id = PCI_BRIDGE_DEV_VENDOR_ID;
153     k->device_id = PCI_BRIDGE_DEV_DEVICE_ID;
154     k->class_id = PCI_CLASS_BRIDGE_PCI;
155     k->is_bridge = 1,
156     dc->desc = "Standard PCI Bridge";
157     dc->reset = qdev_pci_bridge_dev_reset;
158     dc->props = pci_bridge_dev_properties;
159     dc->vmsd = &pci_bridge_dev_vmstate;
160 }
161
162 static TypeInfo pci_bridge_dev_info = {
163     .name = "pci-bridge",
164     .parent        = TYPE_PCI_DEVICE,
165     .instance_size = sizeof(PCIBridgeDev),
166     .class_init = pci_bridge_dev_class_init,
167 };
168
169 static void pci_bridge_dev_register(void)
170 {
171     type_register_static(&pci_bridge_dev_info);
172 }
173
174 type_init(pci_bridge_dev_register);
This page took 0.034963 seconds and 4 git commands to generate.