]> Git Repo - qemu.git/blame - arch_init.c
block: Move op_blocker check from block_job_create to its caller
[qemu.git] / arch_init.c
CommitLineData
ad96090a
BS
1/*
2 * QEMU System Emulator
3 *
4 * Copyright (c) 2003-2008 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24#include <stdint.h>
25#include <stdarg.h>
b2e0a138 26#include <stdlib.h>
ad96090a 27#ifndef _WIN32
1c47cb16 28#include <sys/types.h>
ad96090a
BS
29#include <sys/mman.h>
30#endif
31#include "config.h"
83c9089e 32#include "monitor/monitor.h"
9c17d615 33#include "sysemu/sysemu.h"
1de7afc9
PB
34#include "qemu/bitops.h"
35#include "qemu/bitmap.h"
9c17d615 36#include "sysemu/arch_init.h"
ad96090a 37#include "audio/audio.h"
0d09e41a 38#include "hw/i386/pc.h"
a2cb15b0 39#include "hw/pci/pci.h"
0d09e41a 40#include "hw/audio/audio.h"
9c17d615 41#include "sysemu/kvm.h"
caf71f86 42#include "migration/migration.h"
0d09e41a 43#include "hw/i386/smbios.h"
022c62cb 44#include "exec/address-spaces.h"
0d09e41a 45#include "hw/audio/pcspk.h"
caf71f86 46#include "migration/page_cache.h"
1de7afc9 47#include "qemu/config-file.h"
d97326ee 48#include "qemu/error-report.h"
99afc91d 49#include "qmp-commands.h"
3c12193d 50#include "trace.h"
0d6d3c87 51#include "exec/cpu-all.h"
12291ec1 52#include "exec/ram_addr.h"
0445259b 53#include "hw/acpi/acpi.h"
aa8dc044 54#include "qemu/host-utils.h"
ad96090a 55
3a697f69
OW
56#ifdef DEBUG_ARCH_INIT
57#define DPRINTF(fmt, ...) \
58 do { fprintf(stdout, "arch_init: " fmt, ## __VA_ARGS__); } while (0)
59#else
60#define DPRINTF(fmt, ...) \
61 do { } while (0)
62#endif
63
ad96090a
BS
64#ifdef TARGET_SPARC
65int graphic_width = 1024;
66int graphic_height = 768;
67int graphic_depth = 8;
68#else
69int graphic_width = 800;
70int graphic_height = 600;
f1ff0e89 71int graphic_depth = 32;
ad96090a
BS
72#endif
73
ad96090a
BS
74
75#if defined(TARGET_ALPHA)
76#define QEMU_ARCH QEMU_ARCH_ALPHA
77#elif defined(TARGET_ARM)
78#define QEMU_ARCH QEMU_ARCH_ARM
79#elif defined(TARGET_CRIS)
80#define QEMU_ARCH QEMU_ARCH_CRIS
81#elif defined(TARGET_I386)
82#define QEMU_ARCH QEMU_ARCH_I386
83#elif defined(TARGET_M68K)
84#define QEMU_ARCH QEMU_ARCH_M68K
81ea0e13
MW
85#elif defined(TARGET_LM32)
86#define QEMU_ARCH QEMU_ARCH_LM32
ad96090a
BS
87#elif defined(TARGET_MICROBLAZE)
88#define QEMU_ARCH QEMU_ARCH_MICROBLAZE
89#elif defined(TARGET_MIPS)
90#define QEMU_ARCH QEMU_ARCH_MIPS
d15a9c23
AG
91#elif defined(TARGET_MOXIE)
92#define QEMU_ARCH QEMU_ARCH_MOXIE
e67db06e
JL
93#elif defined(TARGET_OPENRISC)
94#define QEMU_ARCH QEMU_ARCH_OPENRISC
ad96090a
BS
95#elif defined(TARGET_PPC)
96#define QEMU_ARCH QEMU_ARCH_PPC
97#elif defined(TARGET_S390X)
98#define QEMU_ARCH QEMU_ARCH_S390X
99#elif defined(TARGET_SH4)
100#define QEMU_ARCH QEMU_ARCH_SH4
101#elif defined(TARGET_SPARC)
102#define QEMU_ARCH QEMU_ARCH_SPARC
2328826b
MF
103#elif defined(TARGET_XTENSA)
104#define QEMU_ARCH QEMU_ARCH_XTENSA
4f23a1e6
GX
105#elif defined(TARGET_UNICORE32)
106#define QEMU_ARCH QEMU_ARCH_UNICORE32
ad96090a
BS
107#endif
108
109const uint32_t arch_type = QEMU_ARCH;
7ca1dfad
CV
110static bool mig_throttle_on;
111static int dirty_rate_high_cnt;
112static void check_guest_throttling(void);
ad96090a 113
71411d35
C
114static uint64_t bitmap_sync_count;
115
ad96090a
BS
116/***********************************************************/
117/* ram save/restore */
118
d20878d2
YT
119#define RAM_SAVE_FLAG_FULL 0x01 /* Obsolete, not used anymore */
120#define RAM_SAVE_FLAG_COMPRESS 0x02
121#define RAM_SAVE_FLAG_MEM_SIZE 0x04
122#define RAM_SAVE_FLAG_PAGE 0x08
123#define RAM_SAVE_FLAG_EOS 0x10
124#define RAM_SAVE_FLAG_CONTINUE 0x20
17ad9b35 125#define RAM_SAVE_FLAG_XBZRLE 0x40
0033b8b4 126/* 0x80 is reserved in migration.h start with 0x100 next */
ad96090a 127
756557de
EH
128static struct defconfig_file {
129 const char *filename;
f29a5614
EH
130 /* Indicates it is an user config file (disabled by -no-user-config) */
131 bool userconfig;
756557de 132} default_config_files[] = {
f29a5614 133 { CONFIG_QEMU_CONFDIR "/qemu.conf", true },
2e59915d 134 { CONFIG_QEMU_CONFDIR "/target-" TARGET_NAME ".conf", true },
756557de
EH
135 { NULL }, /* end of list */
136};
137
6d3cb1f9 138static const uint8_t ZERO_TARGET_PAGE[TARGET_PAGE_SIZE];
756557de 139
f29a5614 140int qemu_read_default_config_files(bool userconfig)
b5a8fe5e
EH
141{
142 int ret;
756557de 143 struct defconfig_file *f;
b5a8fe5e 144
756557de 145 for (f = default_config_files; f->filename; f++) {
f29a5614
EH
146 if (!userconfig && f->userconfig) {
147 continue;
148 }
756557de
EH
149 ret = qemu_read_config_file(f->filename);
150 if (ret < 0 && ret != -ENOENT) {
151 return ret;
152 }
b5a8fe5e 153 }
4d8b3c63 154
b5a8fe5e
EH
155 return 0;
156}
157
dc3c26a4 158static inline bool is_zero_range(uint8_t *p, uint64_t size)
ad96090a 159{
dc3c26a4 160 return buffer_find_nonzero_offset(p, size) == size;
ad96090a
BS
161}
162
17ad9b35
OW
163/* struct contains XBZRLE cache and a static page
164 used by the compression */
165static struct {
166 /* buffer used for XBZRLE encoding */
167 uint8_t *encoded_buf;
168 /* buffer for storing page content */
169 uint8_t *current_buf;
fd8cec93 170 /* Cache for XBZRLE, Protected by lock. */
17ad9b35 171 PageCache *cache;
fd8cec93 172 QemuMutex lock;
d97326ee
DDAG
173} XBZRLE;
174
905f26f2
GA
175/* buffer used for XBZRLE decoding */
176static uint8_t *xbzrle_decoded_buf;
9e1ba4cc 177
fd8cec93
GA
178static void XBZRLE_cache_lock(void)
179{
180 if (migrate_use_xbzrle())
181 qemu_mutex_lock(&XBZRLE.lock);
182}
183
184static void XBZRLE_cache_unlock(void)
185{
186 if (migrate_use_xbzrle())
187 qemu_mutex_unlock(&XBZRLE.lock);
188}
189
d97326ee
DDAG
190/*
191 * called from qmp_migrate_set_cache_size in main thread, possibly while
192 * a migration is in progress.
193 * A running migration maybe using the cache and might finish during this
194 * call, hence changes to the cache are protected by XBZRLE.lock().
195 */
9e1ba4cc
OW
196int64_t xbzrle_cache_resize(int64_t new_size)
197{
d97326ee
DDAG
198 PageCache *new_cache;
199 int64_t ret;
fd8cec93 200
c91e681a
OW
201 if (new_size < TARGET_PAGE_SIZE) {
202 return -1;
203 }
204
d97326ee
DDAG
205 XBZRLE_cache_lock();
206
9e1ba4cc 207 if (XBZRLE.cache != NULL) {
fd8cec93 208 if (pow2floor(new_size) == migrate_xbzrle_cache_size()) {
d97326ee 209 goto out_new_size;
fd8cec93
GA
210 }
211 new_cache = cache_init(new_size / TARGET_PAGE_SIZE,
212 TARGET_PAGE_SIZE);
213 if (!new_cache) {
d97326ee
DDAG
214 error_report("Error creating cache");
215 ret = -1;
216 goto out;
fd8cec93 217 }
fd8cec93 218
d97326ee
DDAG
219 cache_fini(XBZRLE.cache);
220 XBZRLE.cache = new_cache;
9e1ba4cc 221 }
fd8cec93 222
d97326ee
DDAG
223out_new_size:
224 ret = pow2floor(new_size);
225out:
226 XBZRLE_cache_unlock();
227 return ret;
9e1ba4cc
OW
228}
229
004d4c10
OW
230/* accounting for migration statistics */
231typedef struct AccountingInfo {
232 uint64_t dup_pages;
f1c72795 233 uint64_t skipped_pages;
004d4c10
OW
234 uint64_t norm_pages;
235 uint64_t iterations;
f36d55af
OW
236 uint64_t xbzrle_bytes;
237 uint64_t xbzrle_pages;
238 uint64_t xbzrle_cache_miss;
8bc39233 239 double xbzrle_cache_miss_rate;
f36d55af 240 uint64_t xbzrle_overflows;
004d4c10
OW
241} AccountingInfo;
242
243static AccountingInfo acct_info;
244
245static void acct_clear(void)
246{
247 memset(&acct_info, 0, sizeof(acct_info));
248}
249
250uint64_t dup_mig_bytes_transferred(void)
251{
252 return acct_info.dup_pages * TARGET_PAGE_SIZE;
253}
254
255uint64_t dup_mig_pages_transferred(void)
256{
257 return acct_info.dup_pages;
258}
259
f1c72795
PL
260uint64_t skipped_mig_bytes_transferred(void)
261{
262 return acct_info.skipped_pages * TARGET_PAGE_SIZE;
263}
264
265uint64_t skipped_mig_pages_transferred(void)
266{
267 return acct_info.skipped_pages;
268}
269
004d4c10
OW
270uint64_t norm_mig_bytes_transferred(void)
271{
272 return acct_info.norm_pages * TARGET_PAGE_SIZE;
273}
274
275uint64_t norm_mig_pages_transferred(void)
276{
277 return acct_info.norm_pages;
278}
279
f36d55af
OW
280uint64_t xbzrle_mig_bytes_transferred(void)
281{
282 return acct_info.xbzrle_bytes;
283}
284
285uint64_t xbzrle_mig_pages_transferred(void)
286{
287 return acct_info.xbzrle_pages;
288}
289
290uint64_t xbzrle_mig_pages_cache_miss(void)
291{
292 return acct_info.xbzrle_cache_miss;
293}
294
8bc39233
C
295double xbzrle_mig_cache_miss_rate(void)
296{
297 return acct_info.xbzrle_cache_miss_rate;
298}
299
f36d55af
OW
300uint64_t xbzrle_mig_pages_overflow(void)
301{
302 return acct_info.xbzrle_overflows;
303}
304
3f7d7b09
JQ
305static size_t save_block_hdr(QEMUFile *f, RAMBlock *block, ram_addr_t offset,
306 int cont, int flag)
0c51f43d 307{
3f7d7b09
JQ
308 size_t size;
309
310 qemu_put_be64(f, offset | cont | flag);
311 size = 8;
0c51f43d 312
3f7d7b09
JQ
313 if (!cont) {
314 qemu_put_byte(f, strlen(block->idstr));
315 qemu_put_buffer(f, (uint8_t *)block->idstr,
316 strlen(block->idstr));
317 size += 1 + strlen(block->idstr);
318 }
319 return size;
0c51f43d
OW
320}
321
6d3cb1f9
DDAG
322/* This is the last block that we have visited serching for dirty pages
323 */
324static RAMBlock *last_seen_block;
325/* This is the last block from where we have sent data */
326static RAMBlock *last_sent_block;
327static ram_addr_t last_offset;
328static unsigned long *migration_bitmap;
329static uint64_t migration_dirty_pages;
330static uint32_t last_version;
331static bool ram_bulk_stage;
332
333/* Update the xbzrle cache to reflect a page that's been sent as all 0.
334 * The important thing is that a stale (not-yet-0'd) page be replaced
335 * by the new data.
336 * As a bonus, if the page wasn't in the cache it gets added so that
337 * when a small write is made into the 0'd page it gets XBZRLE sent
338 */
339static void xbzrle_cache_zero_page(ram_addr_t current_addr)
340{
341 if (ram_bulk_stage || !migrate_use_xbzrle()) {
342 return;
343 }
344
345 /* We don't care if this fails to allocate a new cache page
346 * as long as it updated an old one */
347 cache_insert(XBZRLE.cache, current_addr, ZERO_TARGET_PAGE);
348}
349
17ad9b35
OW
350#define ENCODING_FLAG_XBZRLE 0x1
351
1534ee93 352static int save_xbzrle_page(QEMUFile *f, uint8_t **current_data,
17ad9b35 353 ram_addr_t current_addr, RAMBlock *block,
dd051c72 354 ram_addr_t offset, int cont, bool last_stage)
17ad9b35
OW
355{
356 int encoded_len = 0, bytes_sent = -1;
357 uint8_t *prev_cached_page;
358
359 if (!cache_is_cached(XBZRLE.cache, current_addr)) {
1534ee93 360 acct_info.xbzrle_cache_miss++;
dd051c72 361 if (!last_stage) {
1534ee93 362 if (cache_insert(XBZRLE.cache, current_addr, *current_data) == -1) {
89db9987 363 return -1;
1534ee93
C
364 } else {
365 /* update *current_data when the page has been
366 inserted into cache */
367 *current_data = get_cached_data(XBZRLE.cache, current_addr);
89db9987 368 }
dd051c72 369 }
17ad9b35
OW
370 return -1;
371 }
372
373 prev_cached_page = get_cached_data(XBZRLE.cache, current_addr);
374
375 /* save current buffer into memory */
1534ee93 376 memcpy(XBZRLE.current_buf, *current_data, TARGET_PAGE_SIZE);
17ad9b35
OW
377
378 /* XBZRLE encoding (if there is no overflow) */
379 encoded_len = xbzrle_encode_buffer(prev_cached_page, XBZRLE.current_buf,
380 TARGET_PAGE_SIZE, XBZRLE.encoded_buf,
381 TARGET_PAGE_SIZE);
382 if (encoded_len == 0) {
383 DPRINTF("Skipping unmodified page\n");
384 return 0;
385 } else if (encoded_len == -1) {
386 DPRINTF("Overflow\n");
f36d55af 387 acct_info.xbzrle_overflows++;
17ad9b35 388 /* update data in the cache */
1534ee93
C
389 if (!last_stage) {
390 memcpy(prev_cached_page, *current_data, TARGET_PAGE_SIZE);
391 *current_data = prev_cached_page;
392 }
17ad9b35
OW
393 return -1;
394 }
395
396 /* we need to update the data in the cache, in order to get the same data */
dd051c72
JQ
397 if (!last_stage) {
398 memcpy(prev_cached_page, XBZRLE.current_buf, TARGET_PAGE_SIZE);
399 }
17ad9b35
OW
400
401 /* Send XBZRLE based compressed page */
3f7d7b09 402 bytes_sent = save_block_hdr(f, block, offset, cont, RAM_SAVE_FLAG_XBZRLE);
17ad9b35
OW
403 qemu_put_byte(f, ENCODING_FLAG_XBZRLE);
404 qemu_put_be16(f, encoded_len);
405 qemu_put_buffer(f, XBZRLE.encoded_buf, encoded_len);
3f7d7b09 406 bytes_sent += encoded_len + 1 + 2;
f36d55af
OW
407 acct_info.xbzrle_pages++;
408 acct_info.xbzrle_bytes += bytes_sent;
17ad9b35
OW
409
410 return bytes_sent;
411}
412
4c8ae0f6
JQ
413static inline
414ram_addr_t migration_bitmap_find_and_reset_dirty(MemoryRegion *mr,
415 ram_addr_t start)
69268cde 416{
4c8ae0f6
JQ
417 unsigned long base = mr->ram_addr >> TARGET_PAGE_BITS;
418 unsigned long nr = base + (start >> TARGET_PAGE_BITS);
0851c9f7
MT
419 uint64_t mr_size = TARGET_PAGE_ALIGN(memory_region_size(mr));
420 unsigned long size = base + (mr_size >> TARGET_PAGE_BITS);
c6bf8e0e 421
70c8652b
PL
422 unsigned long next;
423
424 if (ram_bulk_stage && nr > base) {
425 next = nr + 1;
426 } else {
427 next = find_next_bit(migration_bitmap, size, nr);
428 }
69268cde 429
4c8ae0f6
JQ
430 if (next < size) {
431 clear_bit(next, migration_bitmap);
c6bf8e0e 432 migration_dirty_pages--;
69268cde 433 }
4c8ae0f6 434 return (next - base) << TARGET_PAGE_BITS;
69268cde
JQ
435}
436
791fa2a2 437static inline bool migration_bitmap_set_dirty(ram_addr_t addr)
e44d26c8 438{
c6bf8e0e 439 bool ret;
791fa2a2 440 int nr = addr >> TARGET_PAGE_BITS;
e44d26c8 441
c6bf8e0e
JQ
442 ret = test_and_set_bit(nr, migration_bitmap);
443
444 if (!ret) {
445 migration_dirty_pages++;
e44d26c8 446 }
c6bf8e0e 447 return ret;
e44d26c8
JQ
448}
449
791fa2a2
JQ
450static void migration_bitmap_sync_range(ram_addr_t start, ram_addr_t length)
451{
452 ram_addr_t addr;
aa8dc044
JQ
453 unsigned long page = BIT_WORD(start >> TARGET_PAGE_BITS);
454
455 /* start address is aligned at the start of a word? */
456 if (((page * BITS_PER_LONG) << TARGET_PAGE_BITS) == start) {
457 int k;
458 int nr = BITS_TO_LONGS(length >> TARGET_PAGE_BITS);
459 unsigned long *src = ram_list.dirty_memory[DIRTY_MEMORY_MIGRATION];
460
461 for (k = page; k < page + nr; k++) {
462 if (src[k]) {
463 unsigned long new_dirty;
464 new_dirty = ~migration_bitmap[k];
465 migration_bitmap[k] |= src[k];
466 new_dirty &= src[k];
467 migration_dirty_pages += ctpopl(new_dirty);
468 src[k] = 0;
469 }
470 }
471 } else {
472 for (addr = 0; addr < length; addr += TARGET_PAGE_SIZE) {
473 if (cpu_physical_memory_get_dirty(start + addr,
474 TARGET_PAGE_SIZE,
475 DIRTY_MEMORY_MIGRATION)) {
476 cpu_physical_memory_reset_dirty(start + addr,
477 TARGET_PAGE_SIZE,
478 DIRTY_MEMORY_MIGRATION);
479 migration_bitmap_set_dirty(start + addr);
480 }
791fa2a2
JQ
481 }
482 }
483}
484
485
32c835ba
PB
486/* Needs iothread lock! */
487
dd2df737
JQ
488static void migration_bitmap_sync(void)
489{
c6bf8e0e 490 RAMBlock *block;
c6bf8e0e 491 uint64_t num_dirty_pages_init = migration_dirty_pages;
8d017193
JQ
492 MigrationState *s = migrate_get_current();
493 static int64_t start_time;
7ca1dfad 494 static int64_t bytes_xfer_prev;
8d017193
JQ
495 static int64_t num_dirty_pages_period;
496 int64_t end_time;
7ca1dfad 497 int64_t bytes_xfer_now;
8bc39233
C
498 static uint64_t xbzrle_cache_miss_prev;
499 static uint64_t iterations_prev;
7ca1dfad 500
71411d35
C
501 bitmap_sync_count++;
502
7ca1dfad
CV
503 if (!bytes_xfer_prev) {
504 bytes_xfer_prev = ram_bytes_transferred();
505 }
8d017193
JQ
506
507 if (!start_time) {
bc72ad67 508 start_time = qemu_clock_get_ms(QEMU_CLOCK_REALTIME);
8d017193 509 }
3c12193d
JQ
510
511 trace_migration_bitmap_sync_start();
1d671369 512 address_space_sync_dirty_bitmap(&address_space_memory);
c6bf8e0e 513
a3161038 514 QTAILQ_FOREACH(block, &ram_list.blocks, next) {
791fa2a2 515 migration_bitmap_sync_range(block->mr->ram_addr, block->length);
c6bf8e0e
JQ
516 }
517 trace_migration_bitmap_sync_end(migration_dirty_pages
3c12193d 518 - num_dirty_pages_init);
8d017193 519 num_dirty_pages_period += migration_dirty_pages - num_dirty_pages_init;
bc72ad67 520 end_time = qemu_clock_get_ms(QEMU_CLOCK_REALTIME);
8d017193
JQ
521
522 /* more than 1 second = 1000 millisecons */
523 if (end_time > start_time + 1000) {
7ca1dfad
CV
524 if (migrate_auto_converge()) {
525 /* The following detection logic can be refined later. For now:
526 Check to see if the dirtied bytes is 50% more than the approx.
527 amount of bytes that just got transferred since the last time we
528 were in this routine. If that happens >N times (for now N==4)
529 we turn on the throttle down logic */
530 bytes_xfer_now = ram_bytes_transferred();
531 if (s->dirty_pages_rate &&
532 (num_dirty_pages_period * TARGET_PAGE_SIZE >
533 (bytes_xfer_now - bytes_xfer_prev)/2) &&
534 (dirty_rate_high_cnt++ > 4)) {
535 trace_migration_throttle();
536 mig_throttle_on = true;
537 dirty_rate_high_cnt = 0;
538 }
539 bytes_xfer_prev = bytes_xfer_now;
540 } else {
541 mig_throttle_on = false;
542 }
8bc39233
C
543 if (migrate_use_xbzrle()) {
544 if (iterations_prev != 0) {
545 acct_info.xbzrle_cache_miss_rate =
546 (double)(acct_info.xbzrle_cache_miss -
547 xbzrle_cache_miss_prev) /
548 (acct_info.iterations - iterations_prev);
549 }
550 iterations_prev = acct_info.iterations;
551 xbzrle_cache_miss_prev = acct_info.xbzrle_cache_miss;
552 }
8d017193
JQ
553 s->dirty_pages_rate = num_dirty_pages_period * 1000
554 / (end_time - start_time);
90f8ae72 555 s->dirty_bytes_rate = s->dirty_pages_rate * TARGET_PAGE_SIZE;
8d017193
JQ
556 start_time = end_time;
557 num_dirty_pages_period = 0;
58570ed8 558 s->dirty_sync_count = bitmap_sync_count;
8d017193 559 }
dd2df737
JQ
560}
561
6c779f22 562/*
14bcfdc7
DDAG
563 * ram_save_page: Send the given page to the stream
564 *
565 * Returns: Number of bytes written.
566 */
567static int ram_save_page(QEMUFile *f, RAMBlock* block, ram_addr_t offset,
568 bool last_stage)
569{
570 int bytes_sent;
571 int cont;
572 ram_addr_t current_addr;
573 MemoryRegion *mr = block->mr;
574 uint8_t *p;
575 int ret;
576 bool send_async = true;
577
578 cont = (block == last_sent_block) ? RAM_SAVE_FLAG_CONTINUE : 0;
579
580 p = memory_region_get_ram_ptr(mr) + offset;
581
582 /* In doubt sent page as normal */
583 bytes_sent = -1;
584 ret = ram_control_save_page(f, block->offset,
585 offset, TARGET_PAGE_SIZE, &bytes_sent);
586
587 XBZRLE_cache_lock();
588
589 current_addr = block->offset + offset;
590 if (ret != RAM_SAVE_CONTROL_NOT_SUPP) {
591 if (ret != RAM_SAVE_CONTROL_DELAYED) {
592 if (bytes_sent > 0) {
593 acct_info.norm_pages++;
594 } else if (bytes_sent == 0) {
595 acct_info.dup_pages++;
596 }
597 }
598 } else if (is_zero_range(p, TARGET_PAGE_SIZE)) {
599 acct_info.dup_pages++;
600 bytes_sent = save_block_hdr(f, block, offset, cont,
601 RAM_SAVE_FLAG_COMPRESS);
602 qemu_put_byte(f, 0);
603 bytes_sent++;
604 /* Must let xbzrle know, otherwise a previous (now 0'd) cached
605 * page would be stale
606 */
607 xbzrle_cache_zero_page(current_addr);
608 } else if (!ram_bulk_stage && migrate_use_xbzrle()) {
609 bytes_sent = save_xbzrle_page(f, &p, current_addr, block,
610 offset, cont, last_stage);
611 if (!last_stage) {
612 /* Can't send this cached data async, since the cache page
613 * might get updated before it gets to the wire
614 */
615 send_async = false;
616 }
617 }
618
619 /* XBZRLE overflow or normal page */
620 if (bytes_sent == -1) {
621 bytes_sent = save_block_hdr(f, block, offset, cont, RAM_SAVE_FLAG_PAGE);
622 if (send_async) {
623 qemu_put_buffer_async(f, p, TARGET_PAGE_SIZE);
624 } else {
625 qemu_put_buffer(f, p, TARGET_PAGE_SIZE);
626 }
627 bytes_sent += TARGET_PAGE_SIZE;
628 acct_info.norm_pages++;
629 }
630
631 XBZRLE_cache_unlock();
632
633 return bytes_sent;
634}
635
636/*
637 * ram_find_and_save_block: Finds a page to send and sends it to f
6c779f22 638 *
b823ceaa
JQ
639 * Returns: The number of bytes written.
640 * 0 means no dirty pages
6c779f22
OW
641 */
642
14bcfdc7 643static int ram_find_and_save_block(QEMUFile *f, bool last_stage)
ad96090a 644{
b23a9a5c 645 RAMBlock *block = last_seen_block;
e44359c3 646 ram_addr_t offset = last_offset;
4c8ae0f6 647 bool complete_round = false;
b823ceaa 648 int bytes_sent = 0;
71c510e2 649 MemoryRegion *mr;
ad96090a 650
e44359c3 651 if (!block)
a3161038 652 block = QTAILQ_FIRST(&ram_list.blocks);
e44359c3 653
4c8ae0f6 654 while (true) {
71c510e2 655 mr = block->mr;
4c8ae0f6
JQ
656 offset = migration_bitmap_find_and_reset_dirty(mr, offset);
657 if (complete_round && block == last_seen_block &&
658 offset >= last_offset) {
659 break;
660 }
661 if (offset >= block->length) {
662 offset = 0;
663 block = QTAILQ_NEXT(block, next);
664 if (!block) {
665 block = QTAILQ_FIRST(&ram_list.blocks);
666 complete_round = true;
78d07ae7 667 ram_bulk_stage = false;
4c8ae0f6
JQ
668 }
669 } else {
14bcfdc7 670 bytes_sent = ram_save_page(f, block, offset, last_stage);
17ad9b35 671
17ad9b35 672 /* if page is unmodified, continue to the next */
b823ceaa 673 if (bytes_sent > 0) {
5f718a15 674 last_sent_block = block;
17ad9b35
OW
675 break;
676 }
ad96090a 677 }
4c8ae0f6 678 }
b23a9a5c 679 last_seen_block = block;
e44359c3 680 last_offset = offset;
ad96090a 681
3fc250b4 682 return bytes_sent;
ad96090a
BS
683}
684
685static uint64_t bytes_transferred;
686
2b0ce079
MH
687void acct_update_position(QEMUFile *f, size_t size, bool zero)
688{
689 uint64_t pages = size / TARGET_PAGE_SIZE;
690 if (zero) {
691 acct_info.dup_pages += pages;
692 } else {
693 acct_info.norm_pages += pages;
694 bytes_transferred += size;
695 qemu_update_position(f, size);
696 }
697}
698
ad96090a
BS
699static ram_addr_t ram_save_remaining(void)
700{
c6bf8e0e 701 return migration_dirty_pages;
ad96090a
BS
702}
703
704uint64_t ram_bytes_remaining(void)
705{
706 return ram_save_remaining() * TARGET_PAGE_SIZE;
707}
708
709uint64_t ram_bytes_transferred(void)
710{
711 return bytes_transferred;
712}
713
714uint64_t ram_bytes_total(void)
715{
d17b5288
AW
716 RAMBlock *block;
717 uint64_t total = 0;
718
a3161038 719 QTAILQ_FOREACH(block, &ram_list.blocks, next)
d17b5288
AW
720 total += block->length;
721
722 return total;
ad96090a
BS
723}
724
905f26f2
GA
725void free_xbzrle_decoded_buf(void)
726{
727 g_free(xbzrle_decoded_buf);
728 xbzrle_decoded_buf = NULL;
729}
730
8e21cd32
OW
731static void migration_end(void)
732{
244eaa75
PB
733 if (migration_bitmap) {
734 memory_global_dirty_log_stop();
735 g_free(migration_bitmap);
736 migration_bitmap = NULL;
737 }
17ad9b35 738
fd8cec93 739 XBZRLE_cache_lock();
244eaa75 740 if (XBZRLE.cache) {
17ad9b35
OW
741 cache_fini(XBZRLE.cache);
742 g_free(XBZRLE.cache);
743 g_free(XBZRLE.encoded_buf);
744 g_free(XBZRLE.current_buf);
17ad9b35 745 XBZRLE.cache = NULL;
f6c6483b
OW
746 XBZRLE.encoded_buf = NULL;
747 XBZRLE.current_buf = NULL;
17ad9b35 748 }
fd8cec93 749 XBZRLE_cache_unlock();
8e21cd32
OW
750}
751
9b5bfab0
JQ
752static void ram_migration_cancel(void *opaque)
753{
754 migration_end();
755}
756
5a170775
JQ
757static void reset_ram_globals(void)
758{
b23a9a5c 759 last_seen_block = NULL;
5f718a15 760 last_sent_block = NULL;
5a170775 761 last_offset = 0;
f798b07f 762 last_version = ram_list.version;
78d07ae7 763 ram_bulk_stage = true;
5a170775
JQ
764}
765
4508bd9e
JQ
766#define MAX_WAIT 50 /* ms, half buffered_file limit */
767
d1315aac 768static int ram_save_setup(QEMUFile *f, void *opaque)
ad96090a 769{
d1315aac 770 RAMBlock *block;
e30d1d8c 771 int64_t ram_bitmap_pages; /* Size of bitmap in pages, including gaps */
c6bf8e0e 772
7ca1dfad
CV
773 mig_throttle_on = false;
774 dirty_rate_high_cnt = 0;
71411d35 775 bitmap_sync_count = 0;
ad96090a 776
17ad9b35 777 if (migrate_use_xbzrle()) {
d97326ee 778 XBZRLE_cache_lock();
17ad9b35
OW
779 XBZRLE.cache = cache_init(migrate_xbzrle_cache_size() /
780 TARGET_PAGE_SIZE,
781 TARGET_PAGE_SIZE);
782 if (!XBZRLE.cache) {
d97326ee
DDAG
783 XBZRLE_cache_unlock();
784 error_report("Error creating cache");
17ad9b35
OW
785 return -1;
786 }
d97326ee 787 XBZRLE_cache_unlock();
a17b2fd3
OW
788
789 /* We prefer not to abort if there is no memory */
790 XBZRLE.encoded_buf = g_try_malloc0(TARGET_PAGE_SIZE);
791 if (!XBZRLE.encoded_buf) {
d97326ee 792 error_report("Error allocating encoded_buf");
a17b2fd3
OW
793 return -1;
794 }
795
796 XBZRLE.current_buf = g_try_malloc(TARGET_PAGE_SIZE);
797 if (!XBZRLE.current_buf) {
d97326ee 798 error_report("Error allocating current_buf");
a17b2fd3
OW
799 g_free(XBZRLE.encoded_buf);
800 XBZRLE.encoded_buf = NULL;
801 return -1;
802 }
803
004d4c10 804 acct_clear();
17ad9b35
OW
805 }
806
9b095037
PB
807 qemu_mutex_lock_iothread();
808 qemu_mutex_lock_ramlist();
809 bytes_transferred = 0;
810 reset_ram_globals();
811
e30d1d8c
DDAG
812 ram_bitmap_pages = last_ram_offset() >> TARGET_PAGE_BITS;
813 migration_bitmap = bitmap_new(ram_bitmap_pages);
814 bitmap_set(migration_bitmap, 0, ram_bitmap_pages);
815
816 /*
817 * Count the total number of pages used by ram blocks not including any
818 * gaps due to alignment or unplugs.
819 */
820 migration_dirty_pages = 0;
821 QTAILQ_FOREACH(block, &ram_list.blocks, next) {
822 uint64_t block_pages;
823
824 block_pages = block->length >> TARGET_PAGE_BITS;
825 migration_dirty_pages += block_pages;
826 }
827
d1315aac 828 memory_global_dirty_log_start();
c6bf8e0e 829 migration_bitmap_sync();
9b095037 830 qemu_mutex_unlock_iothread();
ad96090a 831
d1315aac 832 qemu_put_be64(f, ram_bytes_total() | RAM_SAVE_FLAG_MEM_SIZE);
97ab12d4 833
a3161038 834 QTAILQ_FOREACH(block, &ram_list.blocks, next) {
d1315aac
JQ
835 qemu_put_byte(f, strlen(block->idstr));
836 qemu_put_buffer(f, (uint8_t *)block->idstr, strlen(block->idstr));
837 qemu_put_be64(f, block->length);
ad96090a
BS
838 }
839
b2a8658e 840 qemu_mutex_unlock_ramlist();
0033b8b4
MH
841
842 ram_control_before_iterate(f, RAM_CONTROL_SETUP);
843 ram_control_after_iterate(f, RAM_CONTROL_SETUP);
844
d1315aac
JQ
845 qemu_put_be64(f, RAM_SAVE_FLAG_EOS);
846
847 return 0;
848}
849
16310a3c 850static int ram_save_iterate(QEMUFile *f, void *opaque)
d1315aac 851{
d1315aac
JQ
852 int ret;
853 int i;
e4ed1541 854 int64_t t0;
b823ceaa 855 int total_sent = 0;
d1315aac 856
b2a8658e
UD
857 qemu_mutex_lock_ramlist();
858
f798b07f
UD
859 if (ram_list.version != last_version) {
860 reset_ram_globals();
861 }
862
0033b8b4
MH
863 ram_control_before_iterate(f, RAM_CONTROL_ROUND);
864
bc72ad67 865 t0 = qemu_clock_get_ns(QEMU_CLOCK_REALTIME);
4508bd9e 866 i = 0;
2975725f 867 while ((ret = qemu_file_rate_limit(f)) == 0) {
3fc250b4 868 int bytes_sent;
ad96090a 869
14bcfdc7 870 bytes_sent = ram_find_and_save_block(f, false);
6c779f22 871 /* no more blocks to sent */
b823ceaa 872 if (bytes_sent == 0) {
ad96090a
BS
873 break;
874 }
b823ceaa 875 total_sent += bytes_sent;
004d4c10 876 acct_info.iterations++;
7ca1dfad 877 check_guest_throttling();
4508bd9e
JQ
878 /* we want to check in the 1st loop, just in case it was the 1st time
879 and we had to sync the dirty bitmap.
880 qemu_get_clock_ns() is a bit expensive, so we only check each some
881 iterations
882 */
883 if ((i & 63) == 0) {
bc72ad67 884 uint64_t t1 = (qemu_clock_get_ns(QEMU_CLOCK_REALTIME) - t0) / 1000000;
4508bd9e 885 if (t1 > MAX_WAIT) {
ef37a699 886 DPRINTF("big wait: %" PRIu64 " milliseconds, %d iterations\n",
4508bd9e
JQ
887 t1, i);
888 break;
889 }
890 }
891 i++;
ad96090a
BS
892 }
893
fb3409de
PB
894 qemu_mutex_unlock_ramlist();
895
0033b8b4
MH
896 /*
897 * Must occur before EOS (or any QEMUFile operation)
898 * because of RDMA protocol.
899 */
900 ram_control_after_iterate(f, RAM_CONTROL_ROUND);
901
6cd0beda
LL
902 bytes_transferred += total_sent;
903
904 /*
905 * Do not count these 8 bytes into total_sent, so that we can
906 * return 0 if no page had been dirtied.
907 */
908 qemu_put_be64(f, RAM_SAVE_FLAG_EOS);
909 bytes_transferred += 8;
910
911 ret = qemu_file_get_error(f);
2975725f
JQ
912 if (ret < 0) {
913 return ret;
914 }
915
b823ceaa 916 return total_sent;
16310a3c
JQ
917}
918
919static int ram_save_complete(QEMUFile *f, void *opaque)
920{
b2a8658e 921 qemu_mutex_lock_ramlist();
9c339485 922 migration_bitmap_sync();
b2a8658e 923
0033b8b4
MH
924 ram_control_before_iterate(f, RAM_CONTROL_FINISH);
925
ad96090a 926 /* try transferring iterative blocks of memory */
3a697f69 927
16310a3c 928 /* flush all remaining blocks regardless of rate limiting */
6c779f22 929 while (true) {
3fc250b4
PR
930 int bytes_sent;
931
14bcfdc7 932 bytes_sent = ram_find_and_save_block(f, true);
6c779f22 933 /* no more blocks to sent */
b823ceaa 934 if (bytes_sent == 0) {
6c779f22 935 break;
ad96090a 936 }
16310a3c 937 bytes_transferred += bytes_sent;
ad96090a 938 }
0033b8b4
MH
939
940 ram_control_after_iterate(f, RAM_CONTROL_FINISH);
244eaa75 941 migration_end();
ad96090a 942
b2a8658e 943 qemu_mutex_unlock_ramlist();
ad96090a
BS
944 qemu_put_be64(f, RAM_SAVE_FLAG_EOS);
945
5b3c9638 946 return 0;
ad96090a
BS
947}
948
e4ed1541
JQ
949static uint64_t ram_save_pending(QEMUFile *f, void *opaque, uint64_t max_size)
950{
951 uint64_t remaining_size;
952
953 remaining_size = ram_save_remaining() * TARGET_PAGE_SIZE;
954
955 if (remaining_size < max_size) {
32c835ba 956 qemu_mutex_lock_iothread();
e4ed1541 957 migration_bitmap_sync();
32c835ba 958 qemu_mutex_unlock_iothread();
e4ed1541
JQ
959 remaining_size = ram_save_remaining() * TARGET_PAGE_SIZE;
960 }
961 return remaining_size;
962}
963
17ad9b35
OW
964static int load_xbzrle(QEMUFile *f, ram_addr_t addr, void *host)
965{
17ad9b35
OW
966 unsigned int xh_len;
967 int xh_flags;
968
905f26f2
GA
969 if (!xbzrle_decoded_buf) {
970 xbzrle_decoded_buf = g_malloc(TARGET_PAGE_SIZE);
17ad9b35
OW
971 }
972
973 /* extract RLE header */
974 xh_flags = qemu_get_byte(f);
975 xh_len = qemu_get_be16(f);
976
977 if (xh_flags != ENCODING_FLAG_XBZRLE) {
0971f1be 978 error_report("Failed to load XBZRLE page - wrong compression!");
17ad9b35
OW
979 return -1;
980 }
981
982 if (xh_len > TARGET_PAGE_SIZE) {
0971f1be 983 error_report("Failed to load XBZRLE page - len overflow!");
17ad9b35
OW
984 return -1;
985 }
986 /* load data and decode */
905f26f2 987 qemu_get_buffer(f, xbzrle_decoded_buf, xh_len);
17ad9b35
OW
988
989 /* decode RLE */
fb626663
CG
990 if (xbzrle_decode_buffer(xbzrle_decoded_buf, xh_len, host,
991 TARGET_PAGE_SIZE) == -1) {
0971f1be 992 error_report("Failed to load XBZRLE page - decode error!");
fb626663 993 return -1;
17ad9b35
OW
994 }
995
fb626663 996 return 0;
17ad9b35
OW
997}
998
a55bbe31
AW
999static inline void *host_from_stream_offset(QEMUFile *f,
1000 ram_addr_t offset,
1001 int flags)
1002{
1003 static RAMBlock *block = NULL;
1004 char id[256];
1005 uint8_t len;
1006
1007 if (flags & RAM_SAVE_FLAG_CONTINUE) {
1008 if (!block) {
0971f1be 1009 error_report("Ack, bad migration stream!");
a55bbe31
AW
1010 return NULL;
1011 }
1012
dc94a7ed 1013 return memory_region_get_ram_ptr(block->mr) + offset;
a55bbe31
AW
1014 }
1015
1016 len = qemu_get_byte(f);
1017 qemu_get_buffer(f, (uint8_t *)id, len);
1018 id[len] = 0;
1019
a3161038 1020 QTAILQ_FOREACH(block, &ram_list.blocks, next) {
a55bbe31 1021 if (!strncmp(id, block->idstr, sizeof(id)))
dc94a7ed 1022 return memory_region_get_ram_ptr(block->mr) + offset;
a55bbe31
AW
1023 }
1024
0971f1be 1025 error_report("Can't find block %s!", id);
a55bbe31
AW
1026 return NULL;
1027}
1028
44c3b58c
MH
1029/*
1030 * If a page (or a whole RDMA chunk) has been
1031 * determined to be zero, then zap it.
1032 */
1033void ram_handle_compressed(void *host, uint8_t ch, uint64_t size)
1034{
d613a56f 1035 if (ch != 0 || !is_zero_range(host, size)) {
44c3b58c 1036 memset(host, ch, size);
44c3b58c
MH
1037 }
1038}
1039
7908c78d 1040static int ram_load(QEMUFile *f, void *opaque, int version_id)
ad96090a
BS
1041{
1042 ram_addr_t addr;
3a697f69 1043 int flags, ret = 0;
42802d47 1044 int error;
3a697f69
OW
1045 static uint64_t seq_iter;
1046
1047 seq_iter++;
ad96090a 1048
21a246a4 1049 if (version_id != 4) {
4798fe55
CG
1050 ret = -EINVAL;
1051 goto done;
ad96090a
BS
1052 }
1053
1054 do {
1055 addr = qemu_get_be64(f);
1056
1057 flags = addr & ~TARGET_PAGE_MASK;
1058 addr &= TARGET_PAGE_MASK;
1059
1060 if (flags & RAM_SAVE_FLAG_MEM_SIZE) {
21a246a4
C
1061 /* Synchronize RAM block list */
1062 char id[256];
1063 ram_addr_t length;
1064 ram_addr_t total_ram_bytes = addr;
1065
1066 while (total_ram_bytes) {
1067 RAMBlock *block;
1068 uint8_t len;
1069
1070 len = qemu_get_byte(f);
1071 qemu_get_buffer(f, (uint8_t *)id, len);
1072 id[len] = 0;
1073 length = qemu_get_be64(f);
1074
1075 QTAILQ_FOREACH(block, &ram_list.blocks, next) {
1076 if (!strncmp(id, block->idstr, sizeof(id))) {
1077 if (block->length != length) {
0971f1be
LT
1078 error_report("Length mismatch: %s: " RAM_ADDR_FMT
1079 " in != " RAM_ADDR_FMT, id, length,
1080 block->length);
21a246a4
C
1081 ret = -EINVAL;
1082 goto done;
97ab12d4 1083 }
21a246a4 1084 break;
97ab12d4 1085 }
21a246a4 1086 }
97ab12d4 1087
21a246a4 1088 if (!block) {
0971f1be
LT
1089 error_report("Unknown ramblock \"%s\", cannot "
1090 "accept migration", id);
21a246a4
C
1091 ret = -EINVAL;
1092 goto done;
97ab12d4 1093 }
21a246a4
C
1094
1095 total_ram_bytes -= length;
ad96090a
BS
1096 }
1097 }
1098
1099 if (flags & RAM_SAVE_FLAG_COMPRESS) {
97ab12d4
AW
1100 void *host;
1101 uint8_t ch;
1102
f09f2189 1103 host = host_from_stream_offset(f, addr, flags);
492fb99c 1104 if (!host) {
4798fe55
CG
1105 ret = -EINVAL;
1106 goto done;
492fb99c 1107 }
97ab12d4 1108
97ab12d4 1109 ch = qemu_get_byte(f);
44c3b58c 1110 ram_handle_compressed(host, ch, TARGET_PAGE_SIZE);
ad96090a 1111 } else if (flags & RAM_SAVE_FLAG_PAGE) {
97ab12d4
AW
1112 void *host;
1113
f09f2189 1114 host = host_from_stream_offset(f, addr, flags);
0ff1f9f5 1115 if (!host) {
4798fe55
CG
1116 ret = -EINVAL;
1117 goto done;
0ff1f9f5 1118 }
97ab12d4 1119
97ab12d4 1120 qemu_get_buffer(f, host, TARGET_PAGE_SIZE);
17ad9b35 1121 } else if (flags & RAM_SAVE_FLAG_XBZRLE) {
17ad9b35
OW
1122 void *host = host_from_stream_offset(f, addr, flags);
1123 if (!host) {
4798fe55
CG
1124 ret = -EINVAL;
1125 goto done;
17ad9b35
OW
1126 }
1127
1128 if (load_xbzrle(f, addr, host) < 0) {
1129 ret = -EINVAL;
1130 goto done;
1131 }
0033b8b4
MH
1132 } else if (flags & RAM_SAVE_FLAG_HOOK) {
1133 ram_control_load_hook(f, flags);
ad96090a 1134 }
42802d47
JQ
1135 error = qemu_file_get_error(f);
1136 if (error) {
3a697f69
OW
1137 ret = error;
1138 goto done;
ad96090a
BS
1139 }
1140 } while (!(flags & RAM_SAVE_FLAG_EOS));
1141
3a697f69 1142done:
ef37a699
IM
1143 DPRINTF("Completed load of VM with exit code %d seq iteration "
1144 "%" PRIu64 "\n", ret, seq_iter);
3a697f69 1145 return ret;
ad96090a
BS
1146}
1147
0d6ab3ab 1148static SaveVMHandlers savevm_ram_handlers = {
d1315aac 1149 .save_live_setup = ram_save_setup,
16310a3c
JQ
1150 .save_live_iterate = ram_save_iterate,
1151 .save_live_complete = ram_save_complete,
e4ed1541 1152 .save_live_pending = ram_save_pending,
7908c78d 1153 .load_state = ram_load,
9b5bfab0 1154 .cancel = ram_migration_cancel,
7908c78d
JQ
1155};
1156
0d6ab3ab
DDAG
1157void ram_mig_init(void)
1158{
d97326ee 1159 qemu_mutex_init(&XBZRLE.lock);
0d6ab3ab
DDAG
1160 register_savevm_live(NULL, "ram", 0, 4, &savevm_ram_handlers, NULL);
1161}
1162
0dfa5ef9
IY
1163struct soundhw {
1164 const char *name;
1165 const char *descr;
1166 int enabled;
1167 int isa;
1168 union {
4a0f031d 1169 int (*init_isa) (ISABus *bus);
0dfa5ef9
IY
1170 int (*init_pci) (PCIBus *bus);
1171 } init;
1172};
1173
36cd6f6f
PB
1174static struct soundhw soundhw[9];
1175static int soundhw_count;
ad96090a 1176
36cd6f6f
PB
1177void isa_register_soundhw(const char *name, const char *descr,
1178 int (*init_isa)(ISABus *bus))
1179{
1180 assert(soundhw_count < ARRAY_SIZE(soundhw) - 1);
1181 soundhw[soundhw_count].name = name;
1182 soundhw[soundhw_count].descr = descr;
1183 soundhw[soundhw_count].isa = 1;
1184 soundhw[soundhw_count].init.init_isa = init_isa;
1185 soundhw_count++;
1186}
ad96090a 1187
36cd6f6f
PB
1188void pci_register_soundhw(const char *name, const char *descr,
1189 int (*init_pci)(PCIBus *bus))
1190{
1191 assert(soundhw_count < ARRAY_SIZE(soundhw) - 1);
1192 soundhw[soundhw_count].name = name;
1193 soundhw[soundhw_count].descr = descr;
1194 soundhw[soundhw_count].isa = 0;
1195 soundhw[soundhw_count].init.init_pci = init_pci;
1196 soundhw_count++;
1197}
ad96090a
BS
1198
1199void select_soundhw(const char *optarg)
1200{
1201 struct soundhw *c;
1202
c8057f95 1203 if (is_help_option(optarg)) {
ad96090a
BS
1204 show_valid_cards:
1205
36cd6f6f
PB
1206 if (soundhw_count) {
1207 printf("Valid sound card names (comma separated):\n");
1208 for (c = soundhw; c->name; ++c) {
1209 printf ("%-11s %s\n", c->name, c->descr);
1210 }
1211 printf("\n-soundhw all will enable all of the above\n");
1212 } else {
1213 printf("Machine has no user-selectable audio hardware "
1214 "(it may or may not have always-present audio hardware).\n");
ad96090a 1215 }
c8057f95 1216 exit(!is_help_option(optarg));
ad96090a
BS
1217 }
1218 else {
1219 size_t l;
1220 const char *p;
1221 char *e;
1222 int bad_card = 0;
1223
1224 if (!strcmp(optarg, "all")) {
1225 for (c = soundhw; c->name; ++c) {
1226 c->enabled = 1;
1227 }
1228 return;
1229 }
1230
1231 p = optarg;
1232 while (*p) {
1233 e = strchr(p, ',');
1234 l = !e ? strlen(p) : (size_t) (e - p);
1235
1236 for (c = soundhw; c->name; ++c) {
1237 if (!strncmp(c->name, p, l) && !c->name[l]) {
1238 c->enabled = 1;
1239 break;
1240 }
1241 }
1242
1243 if (!c->name) {
1244 if (l > 80) {
0971f1be 1245 error_report("Unknown sound card name (too big to show)");
ad96090a
BS
1246 }
1247 else {
0971f1be
LT
1248 error_report("Unknown sound card name `%.*s'",
1249 (int) l, p);
ad96090a
BS
1250 }
1251 bad_card = 1;
1252 }
1253 p += l + (e != NULL);
1254 }
1255
1256 if (bad_card) {
1257 goto show_valid_cards;
1258 }
1259 }
1260}
0dfa5ef9 1261
f81222bc 1262void audio_init(void)
0dfa5ef9
IY
1263{
1264 struct soundhw *c;
f81222bc
PB
1265 ISABus *isa_bus = (ISABus *) object_resolve_path_type("", TYPE_ISA_BUS, NULL);
1266 PCIBus *pci_bus = (PCIBus *) object_resolve_path_type("", TYPE_PCI_BUS, NULL);
0dfa5ef9
IY
1267
1268 for (c = soundhw; c->name; ++c) {
1269 if (c->enabled) {
1270 if (c->isa) {
f81222bc 1271 if (!isa_bus) {
0971f1be 1272 error_report("ISA bus not available for %s", c->name);
f81222bc 1273 exit(1);
0dfa5ef9 1274 }
f81222bc 1275 c->init.init_isa(isa_bus);
0dfa5ef9 1276 } else {
f81222bc 1277 if (!pci_bus) {
0971f1be 1278 error_report("PCI bus not available for %s", c->name);
f81222bc 1279 exit(1);
0dfa5ef9 1280 }
f81222bc 1281 c->init.init_pci(pci_bus);
0dfa5ef9
IY
1282 }
1283 }
1284 }
1285}
ad96090a
BS
1286
1287int qemu_uuid_parse(const char *str, uint8_t *uuid)
1288{
1289 int ret;
1290
1291 if (strlen(str) != 36) {
1292 return -1;
1293 }
1294
1295 ret = sscanf(str, UUID_FMT, &uuid[0], &uuid[1], &uuid[2], &uuid[3],
1296 &uuid[4], &uuid[5], &uuid[6], &uuid[7], &uuid[8], &uuid[9],
1297 &uuid[10], &uuid[11], &uuid[12], &uuid[13], &uuid[14],
1298 &uuid[15]);
1299
1300 if (ret != 16) {
1301 return -1;
1302 }
ad96090a
BS
1303 return 0;
1304}
1305
0c764a9d 1306void do_acpitable_option(const QemuOpts *opts)
ad96090a
BS
1307{
1308#ifdef TARGET_I386
23084327
LE
1309 Error *err = NULL;
1310
1311 acpi_table_add(opts, &err);
1312 if (err) {
4a44d85e
SA
1313 error_report("Wrong acpi table provided: %s",
1314 error_get_pretty(err));
23084327 1315 error_free(err);
ad96090a
BS
1316 exit(1);
1317 }
1318#endif
1319}
1320
4f953d2f 1321void do_smbios_option(QemuOpts *opts)
ad96090a
BS
1322{
1323#ifdef TARGET_I386
4f953d2f 1324 smbios_entry_add(opts);
ad96090a
BS
1325#endif
1326}
1327
1328void cpudef_init(void)
1329{
1330#if defined(cpudef_setup)
1331 cpudef_setup(); /* parse cpu definitions in target config file */
1332#endif
1333}
1334
303d4e86
AP
1335int tcg_available(void)
1336{
1337 return 1;
1338}
1339
ad96090a
BS
1340int kvm_available(void)
1341{
1342#ifdef CONFIG_KVM
1343 return 1;
1344#else
1345 return 0;
1346#endif
1347}
1348
1349int xen_available(void)
1350{
1351#ifdef CONFIG_XEN
1352 return 1;
1353#else
1354 return 0;
1355#endif
1356}
99afc91d
DB
1357
1358
1359TargetInfo *qmp_query_target(Error **errp)
1360{
1361 TargetInfo *info = g_malloc0(sizeof(*info));
1362
c02a9552 1363 info->arch = g_strdup(TARGET_NAME);
99afc91d
DB
1364
1365 return info;
1366}
7ca1dfad
CV
1367
1368/* Stub function that's gets run on the vcpu when its brought out of the
1369 VM to run inside qemu via async_run_on_cpu()*/
1370static void mig_sleep_cpu(void *opq)
1371{
1372 qemu_mutex_unlock_iothread();
1373 g_usleep(30*1000);
1374 qemu_mutex_lock_iothread();
1375}
1376
1377/* To reduce the dirty rate explicitly disallow the VCPUs from spending
1378 much time in the VM. The migration thread will try to catchup.
1379 Workload will experience a performance drop.
1380*/
7ca1dfad
CV
1381static void mig_throttle_guest_down(void)
1382{
38fcbd3f
AF
1383 CPUState *cpu;
1384
7ca1dfad 1385 qemu_mutex_lock_iothread();
38fcbd3f
AF
1386 CPU_FOREACH(cpu) {
1387 async_run_on_cpu(cpu, mig_sleep_cpu, NULL);
1388 }
7ca1dfad
CV
1389 qemu_mutex_unlock_iothread();
1390}
1391
1392static void check_guest_throttling(void)
1393{
1394 static int64_t t0;
1395 int64_t t1;
1396
1397 if (!mig_throttle_on) {
1398 return;
1399 }
1400
1401 if (!t0) {
bc72ad67 1402 t0 = qemu_clock_get_ns(QEMU_CLOCK_REALTIME);
7ca1dfad
CV
1403 return;
1404 }
1405
bc72ad67 1406 t1 = qemu_clock_get_ns(QEMU_CLOCK_REALTIME);
7ca1dfad
CV
1407
1408 /* If it has been more than 40 ms since the last time the guest
1409 * was throttled then do it again.
1410 */
1411 if (40 < (t1-t0)/1000000) {
1412 mig_throttle_guest_down();
1413 t0 = t1;
1414 }
1415}
This page took 0.488041 seconds and 4 git commands to generate.