]> Git Repo - qemu.git/blame - hw/xtensa/sim.c
opts-visitor: Favor new visit_free() function
[qemu.git] / hw / xtensa / sim.c
CommitLineData
47d05a86
MF
1/*
2 * Copyright (c) 2011, Max Filippov, Open Source and Linux Lab.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
7 * * Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * * Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * * Neither the name of the Open Source and Linux Lab nor the
13 * names of its contributors may be used to endorse or promote products
14 * derived from this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
20 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
21 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
22 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
23 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
25 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 */
27
09aae23d 28#include "qemu/osdep.h"
da34e65c 29#include "qapi/error.h"
4771d756
PB
30#include "qemu-common.h"
31#include "cpu.h"
9c17d615 32#include "sysemu/sysemu.h"
83c9f4ca
PB
33#include "hw/boards.h"
34#include "hw/loader.h"
47d05a86 35#include "elf.h"
022c62cb
PB
36#include "exec/memory.h"
37#include "exec/address-spaces.h"
8488ab02 38#include "qemu/error-report.h"
47d05a86 39
00b941e5 40static uint64_t translate_phys_addr(void *opaque, uint64_t addr)
47d05a86 41{
00b941e5
AF
42 XtensaCPU *cpu = opaque;
43
44 return cpu_get_phys_page_debug(CPU(cpu), addr);
47d05a86
MF
45}
46
11e7bfd7 47static void sim_reset(void *opaque)
47d05a86 48{
11e7bfd7
AF
49 XtensaCPU *cpu = opaque;
50
51 cpu_reset(CPU(cpu));
47d05a86
MF
52}
53
3ef96221 54static void xtensa_sim_init(MachineState *machine)
47d05a86 55{
06d26274 56 XtensaCPU *cpu = NULL;
5bfcb36e 57 CPUXtensaState *env = NULL;
47d05a86 58 MemoryRegion *ram, *rom;
3ef96221
MA
59 ram_addr_t ram_size = machine->ram_size;
60 const char *cpu_model = machine->cpu_model;
61 const char *kernel_filename = machine->kernel_filename;
47d05a86
MF
62 int n;
63
50cd7214
MF
64 if (!cpu_model) {
65 cpu_model = XTENSA_DEFAULT_CPU_MODEL;
66 }
67
47d05a86 68 for (n = 0; n < smp_cpus; n++) {
06d26274
AF
69 cpu = cpu_xtensa_init(cpu_model);
70 if (cpu == NULL) {
ebbb419a 71 error_report("unable to find CPU definition '%s'",
8488ab02
MF
72 cpu_model);
73 exit(EXIT_FAILURE);
47d05a86 74 }
06d26274
AF
75 env = &cpu->env;
76
47d05a86 77 env->sregs[PRID] = n;
11e7bfd7 78 qemu_register_reset(sim_reset, cpu);
47d05a86
MF
79 /* Need MMU initialized prior to ELF loading,
80 * so that ELF gets loaded into virtual addresses
81 */
11e7bfd7 82 sim_reset(cpu);
47d05a86
MF
83 }
84
85 ram = g_malloc(sizeof(*ram));
f8ed85ac 86 memory_region_init_ram(ram, NULL, "xtensa.sram", ram_size, &error_fatal);
c5705a77 87 vmstate_register_ram_global(ram);
47d05a86
MF
88 memory_region_add_subregion(get_system_memory(), 0, ram);
89
90 rom = g_malloc(sizeof(*rom));
f8ed85ac 91 memory_region_init_ram(rom, NULL, "xtensa.rom", 0x1000, &error_fatal);
c5705a77 92 vmstate_register_ram_global(rom);
47d05a86
MF
93 memory_region_add_subregion(get_system_memory(), 0xfe000000, rom);
94
95 if (kernel_filename) {
96 uint64_t elf_entry;
97 uint64_t elf_lowaddr;
98#ifdef TARGET_WORDS_BIGENDIAN
00b941e5 99 int success = load_elf(kernel_filename, translate_phys_addr, cpu,
7ef295ea 100 &elf_entry, &elf_lowaddr, NULL, 1, EM_XTENSA, 0, 0);
47d05a86 101#else
00b941e5 102 int success = load_elf(kernel_filename, translate_phys_addr, cpu,
7ef295ea 103 &elf_entry, &elf_lowaddr, NULL, 0, EM_XTENSA, 0, 0);
47d05a86
MF
104#endif
105 if (success > 0) {
106 env->pc = elf_entry;
107 }
108 }
109}
110
e264d29d 111static void xtensa_sim_machine_init(MachineClass *mc)
47d05a86 112{
e264d29d
EH
113 mc->desc = "sim machine (" XTENSA_DEFAULT_CPU_MODEL ")";
114 mc->is_default = true;
115 mc->init = xtensa_sim_init;
116 mc->max_cpus = 4;
47d05a86
MF
117}
118
e264d29d 119DEFINE_MACHINE("sim", xtensa_sim_machine_init)
This page took 0.432564 seconds and 4 git commands to generate.