Documentation: dt: add bindings for keystone pll control controller

The main pll controller used to drive theC66x CorePacs, the switch fabric,
and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3 and
the NETCP modules) requires a PLL Controller to manage the various clock
divisions, gating, and synchronization.

Reviewed-by: Arnd Bergmann <[email protected]>
Acked-by: Mike Turquette <[email protected]>
Signed-off-by: Ivan Khoronzhuk <[email protected]>
[[email protected]: Fixed the subject line]
Signed-off-by: Santosh Shilimkar <[email protected]>

diff --git a/Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt b/Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt
new file mode 100644 (file)
index 0000000..3e6a81e
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt
@@ -0,0 +1,20 @@
+* Device tree bindings for Texas Instruments keystone pll controller
+
+The main pll controller used to drive theC66x CorePacs, the switch fabric,
+and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3 and
+the NETCP modules) requires a PLL Controller to manage the various clock
+divisions, gating, and synchronization.
+
+Required properties:
+
+- compatible:          "ti,keystone-pllctrl", "syscon"
+
+- reg:                 contains offset/length value for pll controller
+                       registers space.
+
+Example:
+
+pllctrl: pll-controller@0x02310000 {
+       compatible = "ti,keystone-pllctrl", "syscon";
+       reg = <0x02310000 0x200>;
+};