2 * Copyright 2015 Advanced Micro Devices, Inc.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sub license, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
13 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
16 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
17 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
18 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19 * USE OR OTHER DEALINGS IN THE SOFTWARE.
21 * The above copyright notice and this permission notice (including the
22 * next paragraph) shall be included in all copies or substantial portions
31 #include <linux/uaccess.h>
34 #include "amdgpu_trace.h"
36 #define AMDGPU_BO_LIST_MAX_PRIORITY 32u
37 #define AMDGPU_BO_LIST_NUM_BUCKETS (AMDGPU_BO_LIST_MAX_PRIORITY + 1)
39 static void amdgpu_bo_list_free_rcu(struct rcu_head *rcu)
41 struct amdgpu_bo_list *list = container_of(rcu, struct amdgpu_bo_list,
43 mutex_destroy(&list->bo_list_mutex);
47 static void amdgpu_bo_list_free(struct kref *ref)
49 struct amdgpu_bo_list *list = container_of(ref, struct amdgpu_bo_list,
51 struct amdgpu_bo_list_entry *e;
53 amdgpu_bo_list_for_each_entry(e, list) {
54 struct amdgpu_bo *bo = ttm_to_amdgpu_bo(e->tv.bo);
59 call_rcu(&list->rhead, amdgpu_bo_list_free_rcu);
62 int amdgpu_bo_list_create(struct amdgpu_device *adev, struct drm_file *filp,
63 struct drm_amdgpu_bo_list_entry *info,
64 size_t num_entries, struct amdgpu_bo_list **result)
66 unsigned last_entry = 0, first_userptr = num_entries;
67 struct amdgpu_bo_list_entry *array;
68 struct amdgpu_bo_list *list;
69 uint64_t total_size = 0;
74 if (num_entries > (SIZE_MAX - sizeof(struct amdgpu_bo_list))
75 / sizeof(struct amdgpu_bo_list_entry))
78 size = sizeof(struct amdgpu_bo_list);
79 size += num_entries * sizeof(struct amdgpu_bo_list_entry);
80 list = kvmalloc(size, GFP_KERNEL);
84 kref_init(&list->refcount);
89 array = amdgpu_bo_list_array_entry(list, 0);
90 memset(array, 0, num_entries * sizeof(struct amdgpu_bo_list_entry));
92 for (i = 0; i < num_entries; ++i) {
93 struct amdgpu_bo_list_entry *entry;
94 struct drm_gem_object *gobj;
96 struct mm_struct *usermm;
98 gobj = drm_gem_object_lookup(filp, info[i].bo_handle);
104 bo = amdgpu_bo_ref(gem_to_amdgpu_bo(gobj));
105 drm_gem_object_put(gobj);
107 usermm = amdgpu_ttm_tt_get_usermm(bo->tbo.ttm);
109 if (usermm != current->mm) {
110 amdgpu_bo_unref(&bo);
114 entry = &array[--first_userptr];
116 entry = &array[last_entry++];
119 entry->priority = min(info[i].bo_priority,
120 AMDGPU_BO_LIST_MAX_PRIORITY);
121 entry->tv.bo = &bo->tbo;
123 if (bo->preferred_domains == AMDGPU_GEM_DOMAIN_GDS)
125 if (bo->preferred_domains == AMDGPU_GEM_DOMAIN_GWS)
127 if (bo->preferred_domains == AMDGPU_GEM_DOMAIN_OA)
130 total_size += amdgpu_bo_size(bo);
131 trace_amdgpu_bo_list_set(list, bo);
134 list->first_userptr = first_userptr;
135 list->num_entries = num_entries;
137 trace_amdgpu_cs_bo_status(list->num_entries, total_size);
139 mutex_init(&list->bo_list_mutex);
144 for (i = 0; i < last_entry; ++i) {
145 struct amdgpu_bo *bo = ttm_to_amdgpu_bo(array[i].tv.bo);
147 amdgpu_bo_unref(&bo);
149 for (i = first_userptr; i < num_entries; ++i) {
150 struct amdgpu_bo *bo = ttm_to_amdgpu_bo(array[i].tv.bo);
152 amdgpu_bo_unref(&bo);
159 static void amdgpu_bo_list_destroy(struct amdgpu_fpriv *fpriv, int id)
161 struct amdgpu_bo_list *list;
163 mutex_lock(&fpriv->bo_list_lock);
164 list = idr_remove(&fpriv->bo_list_handles, id);
165 mutex_unlock(&fpriv->bo_list_lock);
167 kref_put(&list->refcount, amdgpu_bo_list_free);
170 int amdgpu_bo_list_get(struct amdgpu_fpriv *fpriv, int id,
171 struct amdgpu_bo_list **result)
174 *result = idr_find(&fpriv->bo_list_handles, id);
176 if (*result && kref_get_unless_zero(&(*result)->refcount)) {
185 void amdgpu_bo_list_get_list(struct amdgpu_bo_list *list,
186 struct list_head *validated)
188 /* This is based on the bucket sort with O(n) time complexity.
189 * An item with priority "i" is added to bucket[i]. The lists are then
190 * concatenated in descending order.
192 struct list_head bucket[AMDGPU_BO_LIST_NUM_BUCKETS];
193 struct amdgpu_bo_list_entry *e;
196 for (i = 0; i < AMDGPU_BO_LIST_NUM_BUCKETS; i++)
197 INIT_LIST_HEAD(&bucket[i]);
199 /* Since buffers which appear sooner in the relocation list are
200 * likely to be used more often than buffers which appear later
201 * in the list, the sort mustn't change the ordering of buffers
202 * with the same priority, i.e. it must be stable.
204 amdgpu_bo_list_for_each_entry(e, list) {
205 struct amdgpu_bo *bo = ttm_to_amdgpu_bo(e->tv.bo);
206 unsigned priority = e->priority;
209 list_add_tail(&e->tv.head, &bucket[priority]);
211 e->user_pages = NULL;
214 /* Connect the sorted buckets in the output list. */
215 for (i = 0; i < AMDGPU_BO_LIST_NUM_BUCKETS; i++)
216 list_splice(&bucket[i], validated);
219 void amdgpu_bo_list_put(struct amdgpu_bo_list *list)
221 kref_put(&list->refcount, amdgpu_bo_list_free);
224 int amdgpu_bo_create_list_entry_array(struct drm_amdgpu_bo_list_in *in,
225 struct drm_amdgpu_bo_list_entry **info_param)
227 const void __user *uptr = u64_to_user_ptr(in->bo_info_ptr);
228 const uint32_t info_size = sizeof(struct drm_amdgpu_bo_list_entry);
229 struct drm_amdgpu_bo_list_entry *info;
232 info = kvmalloc_array(in->bo_number, info_size, GFP_KERNEL);
236 /* copy the handle array from userspace to a kernel buffer */
238 if (likely(info_size == in->bo_info_size)) {
239 unsigned long bytes = in->bo_number *
242 if (copy_from_user(info, uptr, bytes))
246 unsigned long bytes = min(in->bo_info_size, info_size);
249 memset(info, 0, in->bo_number * info_size);
250 for (i = 0; i < in->bo_number; ++i) {
251 if (copy_from_user(&info[i], uptr, bytes))
254 uptr += in->bo_info_size;
266 int amdgpu_bo_list_ioctl(struct drm_device *dev, void *data,
267 struct drm_file *filp)
269 struct amdgpu_device *adev = drm_to_adev(dev);
270 struct amdgpu_fpriv *fpriv = filp->driver_priv;
271 union drm_amdgpu_bo_list *args = data;
272 uint32_t handle = args->in.list_handle;
273 struct drm_amdgpu_bo_list_entry *info = NULL;
274 struct amdgpu_bo_list *list, *old;
277 r = amdgpu_bo_create_list_entry_array(&args->in, &info);
281 switch (args->in.operation) {
282 case AMDGPU_BO_LIST_OP_CREATE:
283 r = amdgpu_bo_list_create(adev, filp, info, args->in.bo_number,
288 mutex_lock(&fpriv->bo_list_lock);
289 r = idr_alloc(&fpriv->bo_list_handles, list, 1, 0, GFP_KERNEL);
290 mutex_unlock(&fpriv->bo_list_lock);
298 case AMDGPU_BO_LIST_OP_DESTROY:
299 amdgpu_bo_list_destroy(fpriv, handle);
303 case AMDGPU_BO_LIST_OP_UPDATE:
304 r = amdgpu_bo_list_create(adev, filp, info, args->in.bo_number,
309 mutex_lock(&fpriv->bo_list_lock);
310 old = idr_replace(&fpriv->bo_list_handles, list, handle);
311 mutex_unlock(&fpriv->bo_list_lock);
318 amdgpu_bo_list_put(old);
326 memset(args, 0, sizeof(*args));
327 args->out.list_handle = handle;
333 amdgpu_bo_list_put(list);