2 * Copyright (C) 2015 Red Hat, Inc.
9 * Permission is hereby granted, free of charge, to any person obtaining a
10 * copy of this software and associated documentation files (the "Software"),
11 * to deal in the Software without restriction, including without limitation
12 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
13 * and/or sell copies of the Software, and to permit persons to whom the
14 * Software is furnished to do so, subject to the following conditions:
16 * The above copyright notice and this permission notice (including the next
17 * paragraph) shall be included in all copies or substantial portions of the
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
21 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
22 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
23 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
24 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
25 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
26 * OTHER DEALINGS IN THE SOFTWARE.
30 #include "virtgpu_drv.h"
31 #include <linux/virtio.h>
32 #include <linux/virtio_config.h>
33 #include <linux/virtio_ring.h>
35 #define MAX_INLINE_CMD_SIZE 96
36 #define MAX_INLINE_RESP_SIZE 24
37 #define VBUFFER_SIZE (sizeof(struct virtio_gpu_vbuffer) \
38 + MAX_INLINE_CMD_SIZE \
39 + MAX_INLINE_RESP_SIZE)
41 void virtio_gpu_resource_id_get(struct virtio_gpu_device *vgdev,
46 idr_preload(GFP_KERNEL);
47 spin_lock(&vgdev->resource_idr_lock);
48 handle = idr_alloc(&vgdev->resource_idr, NULL, 1, 0, GFP_NOWAIT);
49 spin_unlock(&vgdev->resource_idr_lock);
54 void virtio_gpu_resource_id_put(struct virtio_gpu_device *vgdev, uint32_t id)
56 spin_lock(&vgdev->resource_idr_lock);
57 idr_remove(&vgdev->resource_idr, id);
58 spin_unlock(&vgdev->resource_idr_lock);
61 void virtio_gpu_ctrl_ack(struct virtqueue *vq)
63 struct drm_device *dev = vq->vdev->priv;
64 struct virtio_gpu_device *vgdev = dev->dev_private;
65 schedule_work(&vgdev->ctrlq.dequeue_work);
68 void virtio_gpu_cursor_ack(struct virtqueue *vq)
70 struct drm_device *dev = vq->vdev->priv;
71 struct virtio_gpu_device *vgdev = dev->dev_private;
72 schedule_work(&vgdev->cursorq.dequeue_work);
75 int virtio_gpu_alloc_vbufs(struct virtio_gpu_device *vgdev)
77 struct virtio_gpu_vbuffer *vbuf;
78 int i, size, count = 0;
81 INIT_LIST_HEAD(&vgdev->free_vbufs);
82 spin_lock_init(&vgdev->free_vbufs_lock);
83 count += virtqueue_get_vring_size(vgdev->ctrlq.vq);
84 count += virtqueue_get_vring_size(vgdev->cursorq.vq);
85 size = count * VBUFFER_SIZE;
86 DRM_INFO("virtio vbuffers: %d bufs, %zdB each, %dkB total.\n",
87 count, VBUFFER_SIZE, size / 1024);
89 vgdev->vbufs = kzalloc(size, GFP_KERNEL);
93 for (i = 0, ptr = vgdev->vbufs;
95 i++, ptr += VBUFFER_SIZE) {
97 list_add(&vbuf->list, &vgdev->free_vbufs);
102 void virtio_gpu_free_vbufs(struct virtio_gpu_device *vgdev)
104 struct virtio_gpu_vbuffer *vbuf;
107 count += virtqueue_get_vring_size(vgdev->ctrlq.vq);
108 count += virtqueue_get_vring_size(vgdev->cursorq.vq);
110 spin_lock(&vgdev->free_vbufs_lock);
111 for (i = 0; i < count; i++) {
112 if (WARN_ON(list_empty(&vgdev->free_vbufs)))
114 vbuf = list_first_entry(&vgdev->free_vbufs,
115 struct virtio_gpu_vbuffer, list);
116 list_del(&vbuf->list);
118 spin_unlock(&vgdev->free_vbufs_lock);
122 static struct virtio_gpu_vbuffer*
123 virtio_gpu_get_vbuf(struct virtio_gpu_device *vgdev,
124 int size, int resp_size, void *resp_buf,
125 virtio_gpu_resp_cb resp_cb)
127 struct virtio_gpu_vbuffer *vbuf;
129 spin_lock(&vgdev->free_vbufs_lock);
130 BUG_ON(list_empty(&vgdev->free_vbufs));
131 vbuf = list_first_entry(&vgdev->free_vbufs,
132 struct virtio_gpu_vbuffer, list);
133 list_del(&vbuf->list);
134 spin_unlock(&vgdev->free_vbufs_lock);
135 memset(vbuf, 0, VBUFFER_SIZE);
137 BUG_ON(size > MAX_INLINE_CMD_SIZE);
138 vbuf->buf = (void *)vbuf + sizeof(*vbuf);
141 vbuf->resp_cb = resp_cb;
142 vbuf->resp_size = resp_size;
143 if (resp_size <= MAX_INLINE_RESP_SIZE)
144 vbuf->resp_buf = (void *)vbuf->buf + size;
146 vbuf->resp_buf = resp_buf;
147 BUG_ON(!vbuf->resp_buf);
151 static void *virtio_gpu_alloc_cmd(struct virtio_gpu_device *vgdev,
152 struct virtio_gpu_vbuffer **vbuffer_p,
155 struct virtio_gpu_vbuffer *vbuf;
157 vbuf = virtio_gpu_get_vbuf(vgdev, size,
158 sizeof(struct virtio_gpu_ctrl_hdr),
162 return ERR_CAST(vbuf);
168 static struct virtio_gpu_update_cursor*
169 virtio_gpu_alloc_cursor(struct virtio_gpu_device *vgdev,
170 struct virtio_gpu_vbuffer **vbuffer_p)
172 struct virtio_gpu_vbuffer *vbuf;
174 vbuf = virtio_gpu_get_vbuf
175 (vgdev, sizeof(struct virtio_gpu_update_cursor),
179 return ERR_CAST(vbuf);
182 return (struct virtio_gpu_update_cursor *)vbuf->buf;
185 static void *virtio_gpu_alloc_cmd_resp(struct virtio_gpu_device *vgdev,
186 virtio_gpu_resp_cb cb,
187 struct virtio_gpu_vbuffer **vbuffer_p,
188 int cmd_size, int resp_size,
191 struct virtio_gpu_vbuffer *vbuf;
193 vbuf = virtio_gpu_get_vbuf(vgdev, cmd_size,
194 resp_size, resp_buf, cb);
197 return ERR_CAST(vbuf);
200 return (struct virtio_gpu_command *)vbuf->buf;
203 static void free_vbuf(struct virtio_gpu_device *vgdev,
204 struct virtio_gpu_vbuffer *vbuf)
206 if (vbuf->resp_size > MAX_INLINE_RESP_SIZE)
207 kfree(vbuf->resp_buf);
208 kfree(vbuf->data_buf);
209 spin_lock(&vgdev->free_vbufs_lock);
210 list_add(&vbuf->list, &vgdev->free_vbufs);
211 spin_unlock(&vgdev->free_vbufs_lock);
214 static void reclaim_vbufs(struct virtqueue *vq, struct list_head *reclaim_list)
216 struct virtio_gpu_vbuffer *vbuf;
220 while ((vbuf = virtqueue_get_buf(vq, &len))) {
221 list_add_tail(&vbuf->list, reclaim_list);
225 DRM_DEBUG("Huh? zero vbufs reclaimed");
228 void virtio_gpu_dequeue_ctrl_func(struct work_struct *work)
230 struct virtio_gpu_device *vgdev =
231 container_of(work, struct virtio_gpu_device,
233 struct list_head reclaim_list;
234 struct virtio_gpu_vbuffer *entry, *tmp;
235 struct virtio_gpu_ctrl_hdr *resp;
238 INIT_LIST_HEAD(&reclaim_list);
239 spin_lock(&vgdev->ctrlq.qlock);
241 virtqueue_disable_cb(vgdev->ctrlq.vq);
242 reclaim_vbufs(vgdev->ctrlq.vq, &reclaim_list);
244 } while (!virtqueue_enable_cb(vgdev->ctrlq.vq));
245 spin_unlock(&vgdev->ctrlq.qlock);
247 list_for_each_entry_safe(entry, tmp, &reclaim_list, list) {
248 resp = (struct virtio_gpu_ctrl_hdr *)entry->resp_buf;
249 if (resp->type != cpu_to_le32(VIRTIO_GPU_RESP_OK_NODATA))
250 DRM_DEBUG("response 0x%x\n", le32_to_cpu(resp->type));
251 if (resp->flags & cpu_to_le32(VIRTIO_GPU_FLAG_FENCE)) {
252 u64 f = le64_to_cpu(resp->fence_id);
255 DRM_ERROR("%s: Oops: fence %llx -> %llx\n",
256 __func__, fence_id, f);
262 entry->resp_cb(vgdev, entry);
264 list_del(&entry->list);
265 free_vbuf(vgdev, entry);
267 wake_up(&vgdev->ctrlq.ack_queue);
270 virtio_gpu_fence_event_process(vgdev, fence_id);
273 void virtio_gpu_dequeue_cursor_func(struct work_struct *work)
275 struct virtio_gpu_device *vgdev =
276 container_of(work, struct virtio_gpu_device,
277 cursorq.dequeue_work);
278 struct list_head reclaim_list;
279 struct virtio_gpu_vbuffer *entry, *tmp;
281 INIT_LIST_HEAD(&reclaim_list);
282 spin_lock(&vgdev->cursorq.qlock);
284 virtqueue_disable_cb(vgdev->cursorq.vq);
285 reclaim_vbufs(vgdev->cursorq.vq, &reclaim_list);
286 } while (!virtqueue_enable_cb(vgdev->cursorq.vq));
287 spin_unlock(&vgdev->cursorq.qlock);
289 list_for_each_entry_safe(entry, tmp, &reclaim_list, list) {
290 list_del(&entry->list);
291 free_vbuf(vgdev, entry);
293 wake_up(&vgdev->cursorq.ack_queue);
296 static int virtio_gpu_queue_ctrl_buffer(struct virtio_gpu_device *vgdev,
297 struct virtio_gpu_vbuffer *vbuf)
299 struct virtqueue *vq = vgdev->ctrlq.vq;
300 struct scatterlist *sgs[3], vcmd, vout, vresp;
301 int outcnt = 0, incnt = 0;
304 if (!vgdev->vqs_ready)
307 sg_init_one(&vcmd, vbuf->buf, vbuf->size);
308 sgs[outcnt+incnt] = &vcmd;
311 if (vbuf->data_size) {
312 sg_init_one(&vout, vbuf->data_buf, vbuf->data_size);
313 sgs[outcnt + incnt] = &vout;
317 if (vbuf->resp_size) {
318 sg_init_one(&vresp, vbuf->resp_buf, vbuf->resp_size);
319 sgs[outcnt + incnt] = &vresp;
323 spin_lock(&vgdev->ctrlq.qlock);
325 ret = virtqueue_add_sgs(vq, sgs, outcnt, incnt, vbuf, GFP_ATOMIC);
326 if (ret == -ENOSPC) {
327 spin_unlock(&vgdev->ctrlq.qlock);
328 wait_event(vgdev->ctrlq.ack_queue, vq->num_free);
329 spin_lock(&vgdev->ctrlq.qlock);
334 spin_unlock(&vgdev->ctrlq.qlock);
341 static int virtio_gpu_queue_cursor(struct virtio_gpu_device *vgdev,
342 struct virtio_gpu_vbuffer *vbuf)
344 struct virtqueue *vq = vgdev->cursorq.vq;
345 struct scatterlist *sgs[1], ccmd;
349 if (!vgdev->vqs_ready)
352 sg_init_one(&ccmd, vbuf->buf, vbuf->size);
356 spin_lock(&vgdev->cursorq.qlock);
358 ret = virtqueue_add_sgs(vq, sgs, outcnt, 0, vbuf, GFP_ATOMIC);
359 if (ret == -ENOSPC) {
360 spin_unlock(&vgdev->cursorq.qlock);
361 wait_event(vgdev->cursorq.ack_queue, vq->num_free);
362 spin_lock(&vgdev->cursorq.qlock);
368 spin_unlock(&vgdev->cursorq.qlock);
375 /* just create gem objects for userspace and long lived objects,
376 just use dma_alloced pages for the queue objects? */
378 /* create a basic resource */
379 void virtio_gpu_cmd_create_resource(struct virtio_gpu_device *vgdev,
380 uint32_t resource_id,
385 struct virtio_gpu_resource_create_2d *cmd_p;
386 struct virtio_gpu_vbuffer *vbuf;
388 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
389 memset(cmd_p, 0, sizeof(*cmd_p));
391 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_RESOURCE_CREATE_2D);
392 cmd_p->resource_id = cpu_to_le32(resource_id);
393 cmd_p->format = cpu_to_le32(format);
394 cmd_p->width = cpu_to_le32(width);
395 cmd_p->height = cpu_to_le32(height);
397 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
400 void virtio_gpu_cmd_unref_resource(struct virtio_gpu_device *vgdev,
401 uint32_t resource_id)
403 struct virtio_gpu_resource_unref *cmd_p;
404 struct virtio_gpu_vbuffer *vbuf;
406 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
407 memset(cmd_p, 0, sizeof(*cmd_p));
409 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_RESOURCE_UNREF);
410 cmd_p->resource_id = cpu_to_le32(resource_id);
412 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
415 void virtio_gpu_cmd_resource_inval_backing(struct virtio_gpu_device *vgdev,
416 uint32_t resource_id)
418 struct virtio_gpu_resource_detach_backing *cmd_p;
419 struct virtio_gpu_vbuffer *vbuf;
421 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
422 memset(cmd_p, 0, sizeof(*cmd_p));
424 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_RESOURCE_DETACH_BACKING);
425 cmd_p->resource_id = cpu_to_le32(resource_id);
427 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
430 void virtio_gpu_cmd_set_scanout(struct virtio_gpu_device *vgdev,
431 uint32_t scanout_id, uint32_t resource_id,
432 uint32_t width, uint32_t height,
433 uint32_t x, uint32_t y)
435 struct virtio_gpu_set_scanout *cmd_p;
436 struct virtio_gpu_vbuffer *vbuf;
438 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
439 memset(cmd_p, 0, sizeof(*cmd_p));
441 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_SET_SCANOUT);
442 cmd_p->resource_id = cpu_to_le32(resource_id);
443 cmd_p->scanout_id = cpu_to_le32(scanout_id);
444 cmd_p->r.width = cpu_to_le32(width);
445 cmd_p->r.height = cpu_to_le32(height);
446 cmd_p->r.x = cpu_to_le32(x);
447 cmd_p->r.y = cpu_to_le32(y);
449 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
452 void virtio_gpu_cmd_resource_flush(struct virtio_gpu_device *vgdev,
453 uint32_t resource_id,
454 uint32_t x, uint32_t y,
455 uint32_t width, uint32_t height)
457 struct virtio_gpu_resource_flush *cmd_p;
458 struct virtio_gpu_vbuffer *vbuf;
460 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
461 memset(cmd_p, 0, sizeof(*cmd_p));
463 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_RESOURCE_FLUSH);
464 cmd_p->resource_id = cpu_to_le32(resource_id);
465 cmd_p->r.width = cpu_to_le32(width);
466 cmd_p->r.height = cpu_to_le32(height);
467 cmd_p->r.x = cpu_to_le32(x);
468 cmd_p->r.y = cpu_to_le32(y);
470 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
473 void virtio_gpu_cmd_transfer_to_host_2d(struct virtio_gpu_device *vgdev,
474 uint32_t resource_id, uint64_t offset,
475 __le32 width, __le32 height,
477 struct virtio_gpu_fence **fence)
479 struct virtio_gpu_transfer_to_host_2d *cmd_p;
480 struct virtio_gpu_vbuffer *vbuf;
482 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
483 memset(cmd_p, 0, sizeof(*cmd_p));
485 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_TRANSFER_TO_HOST_2D);
486 cmd_p->resource_id = cpu_to_le32(resource_id);
487 cmd_p->offset = cpu_to_le64(offset);
488 cmd_p->r.width = width;
489 cmd_p->r.height = height;
494 virtio_gpu_fence_emit(vgdev, &cmd_p->hdr, fence);
495 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
499 virtio_gpu_cmd_resource_attach_backing(struct virtio_gpu_device *vgdev,
500 uint32_t resource_id,
501 struct virtio_gpu_mem_entry *ents,
503 struct virtio_gpu_fence **fence)
505 struct virtio_gpu_resource_attach_backing *cmd_p;
506 struct virtio_gpu_vbuffer *vbuf;
508 cmd_p = virtio_gpu_alloc_cmd(vgdev, &vbuf, sizeof(*cmd_p));
509 memset(cmd_p, 0, sizeof(*cmd_p));
511 cmd_p->hdr.type = cpu_to_le32(VIRTIO_GPU_CMD_RESOURCE_ATTACH_BACKING);
512 cmd_p->resource_id = cpu_to_le32(resource_id);
513 cmd_p->nr_entries = cpu_to_le32(nents);
515 vbuf->data_buf = ents;
516 vbuf->data_size = sizeof(*ents) * nents;
519 virtio_gpu_fence_emit(vgdev, &cmd_p->hdr, fence);
520 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
523 static void virtio_gpu_cmd_get_display_info_cb(struct virtio_gpu_device *vgdev,
524 struct virtio_gpu_vbuffer *vbuf)
526 struct virtio_gpu_resp_display_info *resp =
527 (struct virtio_gpu_resp_display_info *)vbuf->resp_buf;
530 spin_lock(&vgdev->display_info_lock);
531 for (i = 0; i < vgdev->num_scanouts; i++) {
532 vgdev->outputs[i].info = resp->pmodes[i];
533 if (resp->pmodes[i].enabled) {
534 DRM_DEBUG("output %d: %dx%d+%d+%d", i,
535 le32_to_cpu(resp->pmodes[i].r.width),
536 le32_to_cpu(resp->pmodes[i].r.height),
537 le32_to_cpu(resp->pmodes[i].r.x),
538 le32_to_cpu(resp->pmodes[i].r.y));
540 DRM_DEBUG("output %d: disabled", i);
544 vgdev->display_info_pending = false;
545 spin_unlock(&vgdev->display_info_lock);
546 wake_up(&vgdev->resp_wq);
548 if (!drm_helper_hpd_irq_event(vgdev->ddev))
549 drm_kms_helper_hotplug_event(vgdev->ddev);
552 int virtio_gpu_cmd_get_display_info(struct virtio_gpu_device *vgdev)
554 struct virtio_gpu_ctrl_hdr *cmd_p;
555 struct virtio_gpu_vbuffer *vbuf;
558 resp_buf = kzalloc(sizeof(struct virtio_gpu_resp_display_info),
563 cmd_p = virtio_gpu_alloc_cmd_resp
564 (vgdev, &virtio_gpu_cmd_get_display_info_cb, &vbuf,
565 sizeof(*cmd_p), sizeof(struct virtio_gpu_resp_display_info),
567 memset(cmd_p, 0, sizeof(*cmd_p));
569 vgdev->display_info_pending = true;
570 cmd_p->type = cpu_to_le32(VIRTIO_GPU_CMD_GET_DISPLAY_INFO);
571 virtio_gpu_queue_ctrl_buffer(vgdev, vbuf);
575 int virtio_gpu_object_attach(struct virtio_gpu_device *vgdev,
576 struct virtio_gpu_object *obj,
577 uint32_t resource_id,
578 struct virtio_gpu_fence **fence)
580 struct virtio_gpu_mem_entry *ents;
581 struct scatterlist *sg;
586 ret = virtio_gpu_object_get_sg_table(vgdev, obj);
591 /* gets freed when the ring has consumed it */
592 ents = kmalloc_array(obj->pages->nents,
593 sizeof(struct virtio_gpu_mem_entry),
596 DRM_ERROR("failed to allocate ent list\n");
600 for_each_sg(obj->pages->sgl, sg, obj->pages->nents, si) {
601 ents[si].addr = cpu_to_le64(sg_phys(sg));
602 ents[si].length = cpu_to_le32(sg->length);
603 ents[si].padding = 0;
606 virtio_gpu_cmd_resource_attach_backing(vgdev, resource_id,
607 ents, obj->pages->nents,
609 obj->hw_res_handle = resource_id;
613 void virtio_gpu_cursor_ping(struct virtio_gpu_device *vgdev,
614 struct virtio_gpu_output *output)
616 struct virtio_gpu_vbuffer *vbuf;
617 struct virtio_gpu_update_cursor *cur_p;
619 output->cursor.pos.scanout_id = cpu_to_le32(output->index);
620 cur_p = virtio_gpu_alloc_cursor(vgdev, &vbuf);
621 memcpy(cur_p, &output->cursor, sizeof(output->cursor));
622 virtio_gpu_queue_cursor(vgdev, vbuf);