1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2013 Red Hat
7 #include "msm_ringbuffer.h"
10 static uint num_hw_submissions = 8;
11 MODULE_PARM_DESC(num_hw_submissions, "The max # of jobs to write into ringbuffer (default 8)");
12 module_param(num_hw_submissions, uint, 0600);
14 static struct dma_fence *msm_job_dependency(struct drm_sched_job *job,
15 struct drm_sched_entity *s_entity)
17 struct msm_gem_submit *submit = to_msm_submit(job);
19 if (!xa_empty(&submit->deps))
20 return xa_erase(&submit->deps, submit->last_dep++);
25 static struct dma_fence *msm_job_run(struct drm_sched_job *job)
27 struct msm_gem_submit *submit = to_msm_submit(job);
28 struct msm_gpu *gpu = submit->gpu;
30 submit->hw_fence = msm_fence_alloc(submit->ring->fctx);
32 pm_runtime_get_sync(&gpu->pdev->dev);
34 /* TODO move submit path over to using a per-ring lock.. */
35 mutex_lock(&gpu->dev->struct_mutex);
37 msm_gpu_submit(gpu, submit);
39 mutex_unlock(&gpu->dev->struct_mutex);
41 pm_runtime_put(&gpu->pdev->dev);
43 return dma_fence_get(submit->hw_fence);
46 static void msm_job_free(struct drm_sched_job *job)
48 struct msm_gem_submit *submit = to_msm_submit(job);
50 drm_sched_job_cleanup(job);
51 msm_gem_submit_put(submit);
54 const struct drm_sched_backend_ops msm_sched_ops = {
55 .dependency = msm_job_dependency,
56 .run_job = msm_job_run,
57 .free_job = msm_job_free
60 struct msm_ringbuffer *msm_ringbuffer_new(struct msm_gpu *gpu, int id,
61 void *memptrs, uint64_t memptrs_iova)
63 struct msm_ringbuffer *ring;
68 /* We assume everwhere that MSM_GPU_RINGBUFFER_SZ is a power of 2 */
69 BUILD_BUG_ON(!is_power_of_2(MSM_GPU_RINGBUFFER_SZ));
71 ring = kzalloc(sizeof(*ring), GFP_KERNEL);
80 ring->start = msm_gem_kernel_new(gpu->dev, MSM_GPU_RINGBUFFER_SZ,
81 check_apriv(gpu, MSM_BO_WC | MSM_BO_GPU_READONLY),
82 gpu->aspace, &ring->bo, &ring->iova);
84 if (IS_ERR(ring->start)) {
85 ret = PTR_ERR(ring->start);
90 msm_gem_object_set_name(ring->bo, "ring%d", id);
92 ring->end = ring->start + (MSM_GPU_RINGBUFFER_SZ >> 2);
93 ring->next = ring->start;
94 ring->cur = ring->start;
96 ring->memptrs = memptrs;
97 ring->memptrs_iova = memptrs_iova;
99 /* currently managing hangcheck ourselves: */
100 sched_timeout = MAX_SCHEDULE_TIMEOUT;
102 ret = drm_sched_init(&ring->sched, &msm_sched_ops,
103 num_hw_submissions, 0, sched_timeout,
104 NULL, NULL, to_msm_bo(ring->bo)->name);
109 INIT_LIST_HEAD(&ring->submits);
110 spin_lock_init(&ring->submit_lock);
111 spin_lock_init(&ring->preempt_lock);
113 snprintf(name, sizeof(name), "gpu-ring-%d", ring->id);
115 ring->fctx = msm_fence_context_alloc(gpu->dev, &ring->memptrs->fence, name);
120 msm_ringbuffer_destroy(ring);
124 void msm_ringbuffer_destroy(struct msm_ringbuffer *ring)
126 if (IS_ERR_OR_NULL(ring))
129 drm_sched_fini(&ring->sched);
131 msm_fence_context_free(ring->fctx);
133 msm_gem_kernel_put(ring->bo, ring->gpu->aspace);