2 * Copyright 2010 Tilera Corporation. All Rights Reserved.
4 * This program is free software; you can redistribute it and/or
5 * modify it under the terms of the GNU General Public License
6 * as published by the Free Software Foundation, version 2.
8 * This program is distributed in the hope that it will be useful, but
9 * WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
11 * NON INFRINGEMENT. See the GNU General Public License for
15 #include <linux/module.h>
16 #include <linux/seq_file.h>
17 #include <linux/interrupt.h>
18 #include <linux/irq.h>
19 #include <linux/kernel_stat.h>
20 #include <linux/uaccess.h>
21 #include <hv/drv_pcie_rc_intf.h>
22 #include <arch/spr_def.h>
23 #include <asm/traps.h>
24 #include <linux/perf_event.h>
26 /* Bit-flag stored in irq_desc->chip_data to indicate HW-cleared irqs. */
27 #define IS_HW_CLEARED 1
30 * The set of interrupts we enable for arch_local_irq_enable().
31 * This is initialized to have just a single interrupt that the kernel
32 * doesn't actually use as a sentinel. During kernel init,
33 * interrupts are added as the kernel gets prepared to support them.
34 * NOTE: we could probably initialize them all statically up front.
36 DEFINE_PER_CPU(unsigned long long, interrupts_enabled_mask) =
37 INITIAL_INTERRUPTS_ENABLED;
38 EXPORT_PER_CPU_SYMBOL(interrupts_enabled_mask);
40 /* Define per-tile device interrupt statistics state. */
41 DEFINE_PER_CPU(irq_cpustat_t, irq_stat) ____cacheline_internodealigned_in_smp;
42 EXPORT_PER_CPU_SYMBOL(irq_stat);
45 * Define per-tile irq disable mask; the hardware/HV only has a single
46 * mask that we use to implement both masking and disabling.
48 static DEFINE_PER_CPU(unsigned long, irq_disable_mask)
49 ____cacheline_internodealigned_in_smp;
52 * Per-tile IRQ nesting depth. Used to make sure we enable newly
53 * enabled IRQs before exiting the outermost interrupt.
55 static DEFINE_PER_CPU(int, irq_depth);
57 /* State for allocating IRQs on Gx. */
59 static unsigned long available_irqs = ((1UL << NR_IRQS) - 1) &
60 (~(1UL << IRQ_RESCHEDULE));
61 static DEFINE_SPINLOCK(available_irqs_lock);
65 /* Use SPRs to manipulate device interrupts. */
66 #define mask_irqs(irq_mask) __insn_mtspr(SPR_IPI_MASK_SET_K, irq_mask)
67 #define unmask_irqs(irq_mask) __insn_mtspr(SPR_IPI_MASK_RESET_K, irq_mask)
68 #define clear_irqs(irq_mask) __insn_mtspr(SPR_IPI_EVENT_RESET_K, irq_mask)
70 /* Use HV to manipulate device interrupts. */
71 #define mask_irqs(irq_mask) hv_disable_intr(irq_mask)
72 #define unmask_irqs(irq_mask) hv_enable_intr(irq_mask)
73 #define clear_irqs(irq_mask) hv_clear_intr(irq_mask)
77 * The interrupt handling path, implemented in terms of HV interrupt
78 * emulation on TILEPro, and IPI hardware on TILE-Gx.
79 * Entered with interrupts disabled.
81 void tile_dev_intr(struct pt_regs *regs, int intnum)
83 int depth = __get_cpu_var(irq_depth)++;
84 unsigned long original_irqs;
85 unsigned long remaining_irqs;
86 struct pt_regs *old_regs;
90 * Pending interrupts are listed in an SPR. We might be
91 * nested, so be sure to only handle irqs that weren't already
92 * masked by a previous interrupt. Then, mask out the ones
93 * we're going to handle.
95 unsigned long masked = __insn_mfspr(SPR_IPI_MASK_K);
96 original_irqs = __insn_mfspr(SPR_IPI_EVENT_K) & ~masked;
97 __insn_mtspr(SPR_IPI_MASK_SET_K, original_irqs);
100 * Hypervisor performs the equivalent of the Gx code above and
101 * then puts the pending interrupt mask into a system save reg
104 original_irqs = __insn_mfspr(SPR_SYSTEM_SAVE_K_3);
106 remaining_irqs = original_irqs;
108 /* Track time spent here in an interrupt context. */
109 old_regs = set_irq_regs(regs);
112 #ifdef CONFIG_DEBUG_STACKOVERFLOW
113 /* Debugging check for stack overflow: less than 1/8th stack free? */
115 long sp = stack_pointer - (long) current_thread_info();
116 if (unlikely(sp < (sizeof(struct thread_info) + STACK_WARN))) {
117 pr_emerg("tile_dev_intr: "
118 "stack overflow: %ld\n",
119 sp - sizeof(struct thread_info));
124 while (remaining_irqs) {
125 unsigned long irq = __ffs(remaining_irqs);
126 remaining_irqs &= ~(1UL << irq);
128 /* Count device irqs; Linux IPIs are counted elsewhere. */
129 if (irq != IRQ_RESCHEDULE)
130 __get_cpu_var(irq_stat).irq_dev_intr_count++;
132 generic_handle_irq(irq);
136 * If we weren't nested, turn on all enabled interrupts,
137 * including any that were reenabled during interrupt
141 unmask_irqs(~__get_cpu_var(irq_disable_mask));
143 __get_cpu_var(irq_depth)--;
146 * Track time spent against the current process again and
147 * process any softirqs if they are waiting.
150 set_irq_regs(old_regs);
155 * Remove an irq from the disabled mask. If we're in an interrupt
156 * context, defer enabling the HW interrupt until we leave.
158 static void tile_irq_chip_enable(struct irq_data *d)
160 get_cpu_var(irq_disable_mask) &= ~(1UL << d->irq);
161 if (__get_cpu_var(irq_depth) == 0)
162 unmask_irqs(1UL << d->irq);
163 put_cpu_var(irq_disable_mask);
167 * Add an irq to the disabled mask. We disable the HW interrupt
168 * immediately so that there's no possibility of it firing. If we're
169 * in an interrupt context, the return path is careful to avoid
170 * unmasking a newly disabled interrupt.
172 static void tile_irq_chip_disable(struct irq_data *d)
174 get_cpu_var(irq_disable_mask) |= (1UL << d->irq);
175 mask_irqs(1UL << d->irq);
176 put_cpu_var(irq_disable_mask);
179 /* Mask an interrupt. */
180 static void tile_irq_chip_mask(struct irq_data *d)
182 mask_irqs(1UL << d->irq);
185 /* Unmask an interrupt. */
186 static void tile_irq_chip_unmask(struct irq_data *d)
188 unmask_irqs(1UL << d->irq);
192 * Clear an interrupt before processing it so that any new assertions
193 * will trigger another irq.
195 static void tile_irq_chip_ack(struct irq_data *d)
197 if ((unsigned long)irq_data_get_irq_chip_data(d) != IS_HW_CLEARED)
198 clear_irqs(1UL << d->irq);
202 * For per-cpu interrupts, we need to avoid unmasking any interrupts
203 * that we disabled via disable_percpu_irq().
205 static void tile_irq_chip_eoi(struct irq_data *d)
207 if (!(__get_cpu_var(irq_disable_mask) & (1UL << d->irq)))
208 unmask_irqs(1UL << d->irq);
211 static struct irq_chip tile_irq_chip = {
212 .name = "tile_irq_chip",
213 .irq_enable = tile_irq_chip_enable,
214 .irq_disable = tile_irq_chip_disable,
215 .irq_ack = tile_irq_chip_ack,
216 .irq_eoi = tile_irq_chip_eoi,
217 .irq_mask = tile_irq_chip_mask,
218 .irq_unmask = tile_irq_chip_unmask,
221 void __init init_IRQ(void)
226 void setup_irq_regs(void)
228 /* Enable interrupt delivery. */
231 arch_local_irq_unmask(INT_IPI_K);
235 void tile_irq_activate(unsigned int irq, int tile_irq_type)
238 * We use handle_level_irq() by default because the pending
239 * interrupt vector (whether modeled by the HV on
240 * TILEPro or implemented in hardware on TILE-Gx) has
241 * level-style semantics for each bit. An interrupt fires
242 * whenever a bit is high, not just at edges.
244 irq_flow_handler_t handle = handle_level_irq;
245 if (tile_irq_type == TILE_IRQ_PERCPU)
246 handle = handle_percpu_irq;
247 irq_set_chip_and_handler(irq, &tile_irq_chip, handle);
250 * Flag interrupts that are hardware-cleared so that ack()
253 if (tile_irq_type == TILE_IRQ_HW_CLEAR)
254 irq_set_chip_data(irq, (void *)IS_HW_CLEARED);
256 EXPORT_SYMBOL(tile_irq_activate);
259 void ack_bad_irq(unsigned int irq)
261 pr_err("unexpected IRQ trap at vector %02x\n", irq);
265 * /proc/interrupts printing:
267 int arch_show_interrupts(struct seq_file *p, int prec)
269 #ifdef CONFIG_PERF_EVENTS
272 seq_printf(p, "%*s: ", prec, "PMI");
274 for_each_online_cpu(i)
275 seq_printf(p, "%10llu ", per_cpu(perf_irqs, i));
276 seq_puts(p, " perf_events\n");
282 * Generic, controller-independent functions:
291 spin_lock_irqsave(&available_irqs_lock, flags);
292 if (available_irqs == 0)
295 result = __ffs(available_irqs);
296 available_irqs &= ~(1UL << result);
297 dynamic_irq_init(result);
299 spin_unlock_irqrestore(&available_irqs_lock, flags);
303 EXPORT_SYMBOL(create_irq);
305 void destroy_irq(unsigned int irq)
309 spin_lock_irqsave(&available_irqs_lock, flags);
310 available_irqs |= (1UL << irq);
311 dynamic_irq_cleanup(irq);
312 spin_unlock_irqrestore(&available_irqs_lock, flags);
314 EXPORT_SYMBOL(destroy_irq);