2 * Copyright 2011 Red Hat Inc.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sub license, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
13 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
16 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
17 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
18 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19 * USE OR OTHER DEALINGS IN THE SOFTWARE.
21 * The above copyright notice and this permission notice (including the
22 * next paragraph) shall be included in all copies or substantial portions
32 * We store the last allocated bo in "hole", we always try to allocate
33 * after the last allocated bo. Principle is that in a linear GPU ring
34 * progression was is after last is the oldest bo we allocated and thus
35 * the first one that should no longer be in use by the GPU.
37 * If it's not the case we skip over the bo after last to the closest
38 * done bo if such one exist. If none exist and we are not asked to
39 * block we report failure to allocate.
41 * If we are asked to block we wait on all the oldest fence of all
42 * rings. We just wait for any of those fence to complete.
47 int amdgpu_sa_bo_manager_init(struct amdgpu_device *adev,
48 struct amdgpu_sa_manager *sa_manager,
49 unsigned int size, u32 suballoc_align, u32 domain)
53 r = amdgpu_bo_create_kernel(adev, size, AMDGPU_GPU_PAGE_SIZE, domain,
54 &sa_manager->bo, &sa_manager->gpu_addr,
55 &sa_manager->cpu_ptr);
57 dev_err(adev->dev, "(%d) failed to allocate bo for manager\n", r);
61 memset(sa_manager->cpu_ptr, 0, size);
62 drm_suballoc_manager_init(&sa_manager->base, size, suballoc_align);
66 void amdgpu_sa_bo_manager_fini(struct amdgpu_device *adev,
67 struct amdgpu_sa_manager *sa_manager)
69 if (sa_manager->bo == NULL) {
70 dev_err(adev->dev, "no bo for sa manager\n");
74 drm_suballoc_manager_fini(&sa_manager->base);
76 amdgpu_bo_free_kernel(&sa_manager->bo, &sa_manager->gpu_addr, &sa_manager->cpu_ptr);
79 int amdgpu_sa_bo_new(struct amdgpu_sa_manager *sa_manager,
80 struct drm_suballoc **sa_bo,
83 struct drm_suballoc *sa = drm_suballoc_new(&sa_manager->base, size,
84 GFP_KERNEL, false, 0);
96 void amdgpu_sa_bo_free(struct drm_suballoc **sa_bo, struct dma_fence *fence)
98 if (sa_bo == NULL || *sa_bo == NULL) {
102 drm_suballoc_free(*sa_bo, fence);
106 #if defined(CONFIG_DEBUG_FS)
108 void amdgpu_sa_bo_dump_debug_info(struct amdgpu_sa_manager *sa_manager,
111 struct drm_printer p = drm_seq_file_printer(m);
113 drm_suballoc_dump_debug_info(&sa_manager->base, &p, sa_manager->gpu_addr);