2 * intel_pstate.c: Native P state management for Intel processors
4 * (C) Copyright 2012 Intel Corporation
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License
9 * as published by the Free Software Foundation; version 2
13 #include <linux/kernel.h>
14 #include <linux/kernel_stat.h>
15 #include <linux/module.h>
16 #include <linux/ktime.h>
17 #include <linux/hrtimer.h>
18 #include <linux/tick.h>
19 #include <linux/slab.h>
20 #include <linux/sched.h>
21 #include <linux/list.h>
22 #include <linux/cpu.h>
23 #include <linux/cpufreq.h>
24 #include <linux/sysfs.h>
25 #include <linux/types.h>
27 #include <linux/debugfs.h>
28 #include <linux/acpi.h>
29 #include <trace/events/power.h>
31 #include <asm/div64.h>
33 #include <asm/cpu_device_id.h>
35 #define BYT_RATIOS 0x66a
36 #define BYT_VIDS 0x66b
37 #define BYT_TURBO_RATIOS 0x66c
38 #define BYT_TURBO_VIDS 0x66d
41 #define int_tofp(X) ((int64_t)(X) << FRAC_BITS)
42 #define fp_toint(X) ((X) >> FRAC_BITS)
45 static inline int32_t mul_fp(int32_t x, int32_t y)
47 return ((int64_t)x * (int64_t)y) >> FRAC_BITS;
50 static inline int32_t div_fp(int32_t x, int32_t y)
52 return div_s64((int64_t)x << FRAC_BITS, y);
55 static inline int ceiling_fp(int32_t x)
60 mask = (1 << FRAC_BITS) - 1;
67 int32_t core_pct_busy;
102 struct timer_list timer;
104 struct pstate_data pstate;
108 ktime_t last_sample_time;
111 struct sample sample;
114 static struct cpudata **all_cpu_data;
115 struct pstate_adjust_policy {
124 struct pstate_funcs {
125 int (*get_max)(void);
126 int (*get_min)(void);
127 int (*get_turbo)(void);
128 int (*get_scaling)(void);
129 void (*set)(struct cpudata*, int pstate);
130 void (*get_vid)(struct cpudata *);
133 struct cpu_defaults {
134 struct pstate_adjust_policy pid_policy;
135 struct pstate_funcs funcs;
138 static struct pstate_adjust_policy pid_params;
139 static struct pstate_funcs pstate_funcs;
152 static struct perf_limits limits = {
156 .max_perf = int_tofp(1),
159 .max_policy_pct = 100,
160 .max_sysfs_pct = 100,
163 static inline void pid_reset(struct _pid *pid, int setpoint, int busy,
164 int deadband, int integral) {
165 pid->setpoint = setpoint;
166 pid->deadband = deadband;
167 pid->integral = int_tofp(integral);
168 pid->last_err = int_tofp(setpoint) - int_tofp(busy);
171 static inline void pid_p_gain_set(struct _pid *pid, int percent)
173 pid->p_gain = div_fp(int_tofp(percent), int_tofp(100));
176 static inline void pid_i_gain_set(struct _pid *pid, int percent)
178 pid->i_gain = div_fp(int_tofp(percent), int_tofp(100));
181 static inline void pid_d_gain_set(struct _pid *pid, int percent)
183 pid->d_gain = div_fp(int_tofp(percent), int_tofp(100));
186 static signed int pid_calc(struct _pid *pid, int32_t busy)
189 int32_t pterm, dterm, fp_error;
190 int32_t integral_limit;
192 fp_error = int_tofp(pid->setpoint) - busy;
194 if (abs(fp_error) <= int_tofp(pid->deadband))
197 pterm = mul_fp(pid->p_gain, fp_error);
199 pid->integral += fp_error;
201 /* limit the integral term */
202 integral_limit = int_tofp(30);
203 if (pid->integral > integral_limit)
204 pid->integral = integral_limit;
205 if (pid->integral < -integral_limit)
206 pid->integral = -integral_limit;
208 dterm = mul_fp(pid->d_gain, fp_error - pid->last_err);
209 pid->last_err = fp_error;
211 result = pterm + mul_fp(pid->integral, pid->i_gain) + dterm;
212 result = result + (1 << (FRAC_BITS-1));
213 return (signed int)fp_toint(result);
216 static inline void intel_pstate_busy_pid_reset(struct cpudata *cpu)
218 pid_p_gain_set(&cpu->pid, pid_params.p_gain_pct);
219 pid_d_gain_set(&cpu->pid, pid_params.d_gain_pct);
220 pid_i_gain_set(&cpu->pid, pid_params.i_gain_pct);
222 pid_reset(&cpu->pid, pid_params.setpoint, 100, pid_params.deadband, 0);
225 static inline void intel_pstate_reset_all_pid(void)
229 for_each_online_cpu(cpu) {
230 if (all_cpu_data[cpu])
231 intel_pstate_busy_pid_reset(all_cpu_data[cpu]);
235 static inline void update_turbo_state(void)
240 cpu = all_cpu_data[0];
241 rdmsrl(MSR_IA32_MISC_ENABLE, misc_en);
242 limits.turbo_disabled =
243 (misc_en & MSR_IA32_MISC_ENABLE_TURBO_DISABLE ||
244 cpu->pstate.max_pstate == cpu->pstate.turbo_pstate);
247 /************************** debugfs begin ************************/
248 static int pid_param_set(void *data, u64 val)
251 intel_pstate_reset_all_pid();
255 static int pid_param_get(void *data, u64 *val)
260 DEFINE_SIMPLE_ATTRIBUTE(fops_pid_param, pid_param_get, pid_param_set, "%llu\n");
267 static struct pid_param pid_files[] = {
268 {"sample_rate_ms", &pid_params.sample_rate_ms},
269 {"d_gain_pct", &pid_params.d_gain_pct},
270 {"i_gain_pct", &pid_params.i_gain_pct},
271 {"deadband", &pid_params.deadband},
272 {"setpoint", &pid_params.setpoint},
273 {"p_gain_pct", &pid_params.p_gain_pct},
277 static void __init intel_pstate_debug_expose_params(void)
279 struct dentry *debugfs_parent;
282 debugfs_parent = debugfs_create_dir("pstate_snb", NULL);
283 if (IS_ERR_OR_NULL(debugfs_parent))
285 while (pid_files[i].name) {
286 debugfs_create_file(pid_files[i].name, 0660,
287 debugfs_parent, pid_files[i].value,
293 /************************** debugfs end ************************/
295 /************************** sysfs begin ************************/
296 #define show_one(file_name, object) \
297 static ssize_t show_##file_name \
298 (struct kobject *kobj, struct attribute *attr, char *buf) \
300 return sprintf(buf, "%u\n", limits.object); \
303 static ssize_t show_no_turbo(struct kobject *kobj,
304 struct attribute *attr, char *buf)
308 update_turbo_state();
309 if (limits.turbo_disabled)
310 ret = sprintf(buf, "%u\n", limits.turbo_disabled);
312 ret = sprintf(buf, "%u\n", limits.no_turbo);
317 static ssize_t store_no_turbo(struct kobject *a, struct attribute *b,
318 const char *buf, size_t count)
323 ret = sscanf(buf, "%u", &input);
327 update_turbo_state();
328 if (limits.turbo_disabled) {
329 pr_warn("Turbo disabled by BIOS or unavailable on processor\n");
332 limits.no_turbo = clamp_t(int, input, 0, 1);
337 static ssize_t store_max_perf_pct(struct kobject *a, struct attribute *b,
338 const char *buf, size_t count)
343 ret = sscanf(buf, "%u", &input);
347 limits.max_sysfs_pct = clamp_t(int, input, 0 , 100);
348 limits.max_perf_pct = min(limits.max_policy_pct, limits.max_sysfs_pct);
349 limits.max_perf = div_fp(int_tofp(limits.max_perf_pct), int_tofp(100));
354 static ssize_t store_min_perf_pct(struct kobject *a, struct attribute *b,
355 const char *buf, size_t count)
360 ret = sscanf(buf, "%u", &input);
363 limits.min_perf_pct = clamp_t(int, input, 0 , 100);
364 limits.min_perf = div_fp(int_tofp(limits.min_perf_pct), int_tofp(100));
369 show_one(max_perf_pct, max_perf_pct);
370 show_one(min_perf_pct, min_perf_pct);
372 define_one_global_rw(no_turbo);
373 define_one_global_rw(max_perf_pct);
374 define_one_global_rw(min_perf_pct);
376 static struct attribute *intel_pstate_attributes[] = {
383 static struct attribute_group intel_pstate_attr_group = {
384 .attrs = intel_pstate_attributes,
387 static void __init intel_pstate_sysfs_expose_params(void)
389 struct kobject *intel_pstate_kobject;
392 intel_pstate_kobject = kobject_create_and_add("intel_pstate",
393 &cpu_subsys.dev_root->kobj);
394 BUG_ON(!intel_pstate_kobject);
395 rc = sysfs_create_group(intel_pstate_kobject, &intel_pstate_attr_group);
399 /************************** sysfs end ************************/
400 static int byt_get_min_pstate(void)
404 rdmsrl(BYT_RATIOS, value);
405 return (value >> 8) & 0x7F;
408 static int byt_get_max_pstate(void)
412 rdmsrl(BYT_RATIOS, value);
413 return (value >> 16) & 0x7F;
416 static int byt_get_turbo_pstate(void)
420 rdmsrl(BYT_TURBO_RATIOS, value);
424 static void byt_set_pstate(struct cpudata *cpudata, int pstate)
431 if (limits.no_turbo && !limits.turbo_disabled)
434 vid_fp = cpudata->vid.min + mul_fp(
435 int_tofp(pstate - cpudata->pstate.min_pstate),
438 vid_fp = clamp_t(int32_t, vid_fp, cpudata->vid.min, cpudata->vid.max);
439 vid = ceiling_fp(vid_fp);
441 if (pstate > cpudata->pstate.max_pstate)
442 vid = cpudata->vid.turbo;
446 wrmsrl(MSR_IA32_PERF_CTL, val);
449 #define BYT_BCLK_FREQS 5
450 static int byt_freq_table[BYT_BCLK_FREQS] = { 833, 1000, 1333, 1167, 800};
452 static int byt_get_scaling(void)
457 rdmsrl(MSR_FSB_FREQ, value);
460 BUG_ON(i > BYT_BCLK_FREQS);
462 return byt_freq_table[i] * 100;
465 static void byt_get_vid(struct cpudata *cpudata)
469 rdmsrl(BYT_VIDS, value);
470 cpudata->vid.min = int_tofp((value >> 8) & 0x7f);
471 cpudata->vid.max = int_tofp((value >> 16) & 0x7f);
472 cpudata->vid.ratio = div_fp(
473 cpudata->vid.max - cpudata->vid.min,
474 int_tofp(cpudata->pstate.max_pstate -
475 cpudata->pstate.min_pstate));
477 rdmsrl(BYT_TURBO_VIDS, value);
478 cpudata->vid.turbo = value & 0x7f;
481 static int core_get_min_pstate(void)
485 rdmsrl(MSR_PLATFORM_INFO, value);
486 return (value >> 40) & 0xFF;
489 static int core_get_max_pstate(void)
493 rdmsrl(MSR_PLATFORM_INFO, value);
494 return (value >> 8) & 0xFF;
497 static int core_get_turbo_pstate(void)
502 rdmsrl(MSR_NHM_TURBO_RATIO_LIMIT, value);
503 nont = core_get_max_pstate();
510 static inline int core_get_scaling(void)
515 static void core_set_pstate(struct cpudata *cpudata, int pstate)
520 if (limits.no_turbo && !limits.turbo_disabled)
523 wrmsrl_on_cpu(cpudata->cpu, MSR_IA32_PERF_CTL, val);
526 static struct cpu_defaults core_params = {
528 .sample_rate_ms = 10,
536 .get_max = core_get_max_pstate,
537 .get_min = core_get_min_pstate,
538 .get_turbo = core_get_turbo_pstate,
539 .get_scaling = core_get_scaling,
540 .set = core_set_pstate,
544 static struct cpu_defaults byt_params = {
546 .sample_rate_ms = 10,
554 .get_max = byt_get_max_pstate,
555 .get_min = byt_get_min_pstate,
556 .get_turbo = byt_get_turbo_pstate,
557 .set = byt_set_pstate,
558 .get_scaling = byt_get_scaling,
559 .get_vid = byt_get_vid,
563 static void intel_pstate_get_min_max(struct cpudata *cpu, int *min, int *max)
565 int max_perf = cpu->pstate.turbo_pstate;
569 if (limits.no_turbo || limits.turbo_disabled)
570 max_perf = cpu->pstate.max_pstate;
572 max_perf_adj = fp_toint(mul_fp(int_tofp(max_perf), limits.max_perf));
573 *max = clamp_t(int, max_perf_adj,
574 cpu->pstate.min_pstate, cpu->pstate.turbo_pstate);
576 min_perf = fp_toint(mul_fp(int_tofp(max_perf), limits.min_perf));
577 *min = clamp_t(int, min_perf, cpu->pstate.min_pstate, max_perf);
580 static void intel_pstate_set_pstate(struct cpudata *cpu, int pstate)
582 int max_perf, min_perf;
584 update_turbo_state();
586 intel_pstate_get_min_max(cpu, &min_perf, &max_perf);
588 pstate = clamp_t(int, pstate, min_perf, max_perf);
590 if (pstate == cpu->pstate.current_pstate)
593 trace_cpu_frequency(pstate * cpu->pstate.scaling, cpu->cpu);
595 cpu->pstate.current_pstate = pstate;
597 pstate_funcs.set(cpu, pstate);
600 static void intel_pstate_get_cpu_pstates(struct cpudata *cpu)
602 cpu->pstate.min_pstate = pstate_funcs.get_min();
603 cpu->pstate.max_pstate = pstate_funcs.get_max();
604 cpu->pstate.turbo_pstate = pstate_funcs.get_turbo();
605 cpu->pstate.scaling = pstate_funcs.get_scaling();
607 if (pstate_funcs.get_vid)
608 pstate_funcs.get_vid(cpu);
609 intel_pstate_set_pstate(cpu, cpu->pstate.min_pstate);
612 static inline void intel_pstate_calc_busy(struct cpudata *cpu)
614 struct sample *sample = &cpu->sample;
617 core_pct = int_tofp(sample->aperf) * int_tofp(100);
618 core_pct = div64_u64(core_pct, int_tofp(sample->mperf));
620 sample->freq = fp_toint(
622 cpu->pstate.max_pstate * cpu->pstate.scaling / 100),
625 sample->core_pct_busy = (int32_t)core_pct;
628 static inline void intel_pstate_sample(struct cpudata *cpu)
633 local_irq_save(flags);
634 rdmsrl(MSR_IA32_APERF, aperf);
635 rdmsrl(MSR_IA32_MPERF, mperf);
636 local_irq_restore(flags);
638 cpu->last_sample_time = cpu->sample.time;
639 cpu->sample.time = ktime_get();
640 cpu->sample.aperf = aperf;
641 cpu->sample.mperf = mperf;
642 cpu->sample.aperf -= cpu->prev_aperf;
643 cpu->sample.mperf -= cpu->prev_mperf;
645 intel_pstate_calc_busy(cpu);
647 cpu->prev_aperf = aperf;
648 cpu->prev_mperf = mperf;
651 static inline void intel_pstate_set_sample_time(struct cpudata *cpu)
655 delay = msecs_to_jiffies(pid_params.sample_rate_ms);
656 mod_timer_pinned(&cpu->timer, jiffies + delay);
659 static inline int32_t intel_pstate_get_scaled_busy(struct cpudata *cpu)
661 int32_t core_busy, max_pstate, current_pstate, sample_ratio;
665 core_busy = cpu->sample.core_pct_busy;
666 max_pstate = int_tofp(cpu->pstate.max_pstate);
667 current_pstate = int_tofp(cpu->pstate.current_pstate);
668 core_busy = mul_fp(core_busy, div_fp(max_pstate, current_pstate));
670 sample_time = pid_params.sample_rate_ms * USEC_PER_MSEC;
671 duration_us = (u32) ktime_us_delta(cpu->sample.time,
672 cpu->last_sample_time);
673 if (duration_us > sample_time * 3) {
674 sample_ratio = div_fp(int_tofp(sample_time),
675 int_tofp(duration_us));
676 core_busy = mul_fp(core_busy, sample_ratio);
682 static inline void intel_pstate_adjust_busy_pstate(struct cpudata *cpu)
689 busy_scaled = intel_pstate_get_scaled_busy(cpu);
691 ctl = pid_calc(pid, busy_scaled);
693 /* Negative values of ctl increase the pstate and vice versa */
694 intel_pstate_set_pstate(cpu, cpu->pstate.current_pstate - ctl);
697 static void intel_pstate_timer_func(unsigned long __data)
699 struct cpudata *cpu = (struct cpudata *) __data;
700 struct sample *sample;
702 intel_pstate_sample(cpu);
704 sample = &cpu->sample;
706 intel_pstate_adjust_busy_pstate(cpu);
708 trace_pstate_sample(fp_toint(sample->core_pct_busy),
709 fp_toint(intel_pstate_get_scaled_busy(cpu)),
710 cpu->pstate.current_pstate,
715 intel_pstate_set_sample_time(cpu);
718 #define ICPU(model, policy) \
719 { X86_VENDOR_INTEL, 6, model, X86_FEATURE_APERFMPERF,\
720 (unsigned long)&policy }
722 static const struct x86_cpu_id intel_pstate_cpu_ids[] = {
723 ICPU(0x2a, core_params),
724 ICPU(0x2d, core_params),
725 ICPU(0x37, byt_params),
726 ICPU(0x3a, core_params),
727 ICPU(0x3c, core_params),
728 ICPU(0x3d, core_params),
729 ICPU(0x3e, core_params),
730 ICPU(0x3f, core_params),
731 ICPU(0x45, core_params),
732 ICPU(0x46, core_params),
733 ICPU(0x4c, byt_params),
734 ICPU(0x4f, core_params),
735 ICPU(0x56, core_params),
738 MODULE_DEVICE_TABLE(x86cpu, intel_pstate_cpu_ids);
740 static int intel_pstate_init_cpu(unsigned int cpunum)
744 if (!all_cpu_data[cpunum])
745 all_cpu_data[cpunum] = kzalloc(sizeof(struct cpudata),
747 if (!all_cpu_data[cpunum])
750 cpu = all_cpu_data[cpunum];
753 intel_pstate_get_cpu_pstates(cpu);
755 init_timer_deferrable(&cpu->timer);
756 cpu->timer.function = intel_pstate_timer_func;
757 cpu->timer.data = (unsigned long)cpu;
758 cpu->timer.expires = jiffies + HZ/100;
759 intel_pstate_busy_pid_reset(cpu);
760 intel_pstate_sample(cpu);
762 add_timer_on(&cpu->timer, cpunum);
764 pr_debug("Intel pstate controlling: cpu %d\n", cpunum);
769 static unsigned int intel_pstate_get(unsigned int cpu_num)
771 struct sample *sample;
774 cpu = all_cpu_data[cpu_num];
777 sample = &cpu->sample;
781 static int intel_pstate_set_policy(struct cpufreq_policy *policy)
783 if (!policy->cpuinfo.max_freq)
786 if (policy->policy == CPUFREQ_POLICY_PERFORMANCE) {
787 limits.min_perf_pct = 100;
788 limits.min_perf = int_tofp(1);
789 limits.max_policy_pct = 100;
790 limits.max_perf_pct = 100;
791 limits.max_perf = int_tofp(1);
795 limits.min_perf_pct = (policy->min * 100) / policy->cpuinfo.max_freq;
796 limits.min_perf_pct = clamp_t(int, limits.min_perf_pct, 0 , 100);
797 limits.min_perf = div_fp(int_tofp(limits.min_perf_pct), int_tofp(100));
799 limits.max_policy_pct = (policy->max * 100) / policy->cpuinfo.max_freq;
800 limits.max_policy_pct = clamp_t(int, limits.max_policy_pct, 0 , 100);
801 limits.max_perf_pct = min(limits.max_policy_pct, limits.max_sysfs_pct);
802 limits.max_perf = div_fp(int_tofp(limits.max_perf_pct), int_tofp(100));
807 static int intel_pstate_verify_policy(struct cpufreq_policy *policy)
809 cpufreq_verify_within_cpu_limits(policy);
811 if (policy->policy != CPUFREQ_POLICY_POWERSAVE &&
812 policy->policy != CPUFREQ_POLICY_PERFORMANCE)
818 static void intel_pstate_stop_cpu(struct cpufreq_policy *policy)
820 int cpu_num = policy->cpu;
821 struct cpudata *cpu = all_cpu_data[cpu_num];
823 pr_info("intel_pstate CPU %d exiting\n", cpu_num);
825 del_timer_sync(&all_cpu_data[cpu_num]->timer);
826 intel_pstate_set_pstate(cpu, cpu->pstate.min_pstate);
829 static int intel_pstate_cpu_init(struct cpufreq_policy *policy)
834 rc = intel_pstate_init_cpu(policy->cpu);
838 cpu = all_cpu_data[policy->cpu];
840 if (limits.min_perf_pct == 100 && limits.max_perf_pct == 100)
841 policy->policy = CPUFREQ_POLICY_PERFORMANCE;
843 policy->policy = CPUFREQ_POLICY_POWERSAVE;
845 policy->min = cpu->pstate.min_pstate * cpu->pstate.scaling;
846 policy->max = cpu->pstate.turbo_pstate * cpu->pstate.scaling;
848 /* cpuinfo and default policy values */
849 policy->cpuinfo.min_freq = cpu->pstate.min_pstate * cpu->pstate.scaling;
850 policy->cpuinfo.max_freq =
851 cpu->pstate.turbo_pstate * cpu->pstate.scaling;
852 policy->cpuinfo.transition_latency = CPUFREQ_ETERNAL;
853 cpumask_set_cpu(policy->cpu, policy->cpus);
858 static struct cpufreq_driver intel_pstate_driver = {
859 .flags = CPUFREQ_CONST_LOOPS,
860 .verify = intel_pstate_verify_policy,
861 .setpolicy = intel_pstate_set_policy,
862 .get = intel_pstate_get,
863 .init = intel_pstate_cpu_init,
864 .stop_cpu = intel_pstate_stop_cpu,
865 .name = "intel_pstate",
868 static int __initdata no_load;
870 static int intel_pstate_msrs_not_valid(void)
872 /* Check that all the msr's we are using are valid. */
873 u64 aperf, mperf, tmp;
875 rdmsrl(MSR_IA32_APERF, aperf);
876 rdmsrl(MSR_IA32_MPERF, mperf);
878 if (!pstate_funcs.get_max() ||
879 !pstate_funcs.get_min() ||
880 !pstate_funcs.get_turbo())
883 rdmsrl(MSR_IA32_APERF, tmp);
887 rdmsrl(MSR_IA32_MPERF, tmp);
894 static void copy_pid_params(struct pstate_adjust_policy *policy)
896 pid_params.sample_rate_ms = policy->sample_rate_ms;
897 pid_params.p_gain_pct = policy->p_gain_pct;
898 pid_params.i_gain_pct = policy->i_gain_pct;
899 pid_params.d_gain_pct = policy->d_gain_pct;
900 pid_params.deadband = policy->deadband;
901 pid_params.setpoint = policy->setpoint;
904 static void copy_cpu_funcs(struct pstate_funcs *funcs)
906 pstate_funcs.get_max = funcs->get_max;
907 pstate_funcs.get_min = funcs->get_min;
908 pstate_funcs.get_turbo = funcs->get_turbo;
909 pstate_funcs.get_scaling = funcs->get_scaling;
910 pstate_funcs.set = funcs->set;
911 pstate_funcs.get_vid = funcs->get_vid;
914 #if IS_ENABLED(CONFIG_ACPI)
915 #include <acpi/processor.h>
917 static bool intel_pstate_no_acpi_pss(void)
921 for_each_possible_cpu(i) {
923 union acpi_object *pss;
924 struct acpi_buffer buffer = { ACPI_ALLOCATE_BUFFER, NULL };
925 struct acpi_processor *pr = per_cpu(processors, i);
930 status = acpi_evaluate_object(pr->handle, "_PSS", NULL, &buffer);
931 if (ACPI_FAILURE(status))
934 pss = buffer.pointer;
935 if (pss && pss->type == ACPI_TYPE_PACKAGE) {
946 struct hw_vendor_info {
948 char oem_id[ACPI_OEM_ID_SIZE];
949 char oem_table_id[ACPI_OEM_TABLE_ID_SIZE];
952 /* Hardware vendor-specific info that has its own power management modes */
953 static struct hw_vendor_info vendor_info[] = {
954 {1, "HP ", "ProLiant"},
958 static bool intel_pstate_platform_pwr_mgmt_exists(void)
960 struct acpi_table_header hdr;
961 struct hw_vendor_info *v_info;
964 ACPI_FAILURE(acpi_get_table_header(ACPI_SIG_FADT, 0, &hdr)))
967 for (v_info = vendor_info; v_info->valid; v_info++) {
968 if (!strncmp(hdr.oem_id, v_info->oem_id, ACPI_OEM_ID_SIZE) &&
969 !strncmp(hdr.oem_table_id, v_info->oem_table_id, ACPI_OEM_TABLE_ID_SIZE) &&
970 intel_pstate_no_acpi_pss())
976 #else /* CONFIG_ACPI not enabled */
977 static inline bool intel_pstate_platform_pwr_mgmt_exists(void) { return false; }
978 #endif /* CONFIG_ACPI */
980 static int __init intel_pstate_init(void)
983 const struct x86_cpu_id *id;
984 struct cpu_defaults *cpu_info;
989 id = x86_match_cpu(intel_pstate_cpu_ids);
994 * The Intel pstate driver will be ignored if the platform
995 * firmware has its own power management modes.
997 if (intel_pstate_platform_pwr_mgmt_exists())
1000 cpu_info = (struct cpu_defaults *)id->driver_data;
1002 copy_pid_params(&cpu_info->pid_policy);
1003 copy_cpu_funcs(&cpu_info->funcs);
1005 if (intel_pstate_msrs_not_valid())
1008 pr_info("Intel P-state driver initializing.\n");
1010 all_cpu_data = vzalloc(sizeof(void *) * num_possible_cpus());
1014 rc = cpufreq_register_driver(&intel_pstate_driver);
1018 intel_pstate_debug_expose_params();
1019 intel_pstate_sysfs_expose_params();
1024 for_each_online_cpu(cpu) {
1025 if (all_cpu_data[cpu]) {
1026 del_timer_sync(&all_cpu_data[cpu]->timer);
1027 kfree(all_cpu_data[cpu]);
1032 vfree(all_cpu_data);
1035 device_initcall(intel_pstate_init);
1037 static int __init intel_pstate_setup(char *str)
1042 if (!strcmp(str, "disable"))
1046 early_param("intel_pstate", intel_pstate_setup);
1049 MODULE_DESCRIPTION("'intel_pstate' - P state driver Intel Core processors");
1050 MODULE_LICENSE("GPL");