2 * Copyright © 2007 David Airlie
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
21 * DEALINGS IN THE SOFTWARE.
26 #include <linux/module.h>
27 #include <linux/slab.h>
31 #include <drm/drm_crtc.h>
32 #include <drm/drm_crtc_helper.h>
33 #include <drm/amdgpu_drm.h>
37 #include <drm/drm_fb_helper.h>
39 #include <linux/vga_switcheroo.h>
42 this contains a helper + a amdgpu fb
43 the helper contains a pointer to amdgpu framebuffer baseclass.
46 struct drm_fb_helper helper;
47 struct amdgpu_framebuffer rfb;
48 struct list_head fbdev_list;
49 struct amdgpu_device *adev;
52 static struct fb_ops amdgpufb_ops = {
54 .fb_check_var = drm_fb_helper_check_var,
55 .fb_set_par = drm_fb_helper_set_par,
56 .fb_fillrect = drm_fb_helper_cfb_fillrect,
57 .fb_copyarea = drm_fb_helper_cfb_copyarea,
58 .fb_imageblit = drm_fb_helper_cfb_imageblit,
59 .fb_pan_display = drm_fb_helper_pan_display,
60 .fb_blank = drm_fb_helper_blank,
61 .fb_setcmap = drm_fb_helper_setcmap,
62 .fb_debug_enter = drm_fb_helper_debug_enter,
63 .fb_debug_leave = drm_fb_helper_debug_leave,
67 int amdgpu_align_pitch(struct amdgpu_device *adev, int width, int bpp, bool tiled)
85 aligned += pitch_mask;
86 aligned &= ~pitch_mask;
90 static void amdgpufb_destroy_pinned_object(struct drm_gem_object *gobj)
92 struct amdgpu_bo *rbo = gem_to_amdgpu_bo(gobj);
95 ret = amdgpu_bo_reserve(rbo, false);
96 if (likely(ret == 0)) {
97 amdgpu_bo_kunmap(rbo);
99 amdgpu_bo_unreserve(rbo);
101 drm_gem_object_unreference_unlocked(gobj);
104 static int amdgpufb_create_pinned_object(struct amdgpu_fbdev *rfbdev,
105 struct drm_mode_fb_cmd2 *mode_cmd,
106 struct drm_gem_object **gobj_p)
108 struct amdgpu_device *adev = rfbdev->adev;
109 struct drm_gem_object *gobj = NULL;
110 struct amdgpu_bo *rbo = NULL;
111 bool fb_tiled = false; /* useful for testing */
112 u32 tiling_flags = 0;
114 int aligned_size, size;
115 int height = mode_cmd->height;
118 drm_fb_get_bpp_depth(mode_cmd->pixel_format, &depth, &bpp);
120 /* need to align pitch with crtc limits */
121 mode_cmd->pitches[0] = amdgpu_align_pitch(adev, mode_cmd->width, bpp,
122 fb_tiled) * ((bpp + 1) / 8);
124 height = ALIGN(mode_cmd->height, 8);
125 size = mode_cmd->pitches[0] * height;
126 aligned_size = ALIGN(size, PAGE_SIZE);
127 ret = amdgpu_gem_object_create(adev, aligned_size, 0,
128 AMDGPU_GEM_DOMAIN_VRAM,
132 printk(KERN_ERR "failed to allocate framebuffer (%d)\n",
136 rbo = gem_to_amdgpu_bo(gobj);
139 tiling_flags = AMDGPU_TILING_SET(ARRAY_MODE, GRPH_ARRAY_2D_TILED_THIN1);
141 ret = amdgpu_bo_reserve(rbo, false);
142 if (unlikely(ret != 0))
146 ret = amdgpu_bo_set_tiling_flags(rbo,
149 dev_err(adev->dev, "FB failed to set tiling flags\n");
153 ret = amdgpu_bo_pin_restricted(rbo, AMDGPU_GEM_DOMAIN_VRAM, 0, 0, NULL);
155 amdgpu_bo_unreserve(rbo);
158 ret = amdgpu_bo_kmap(rbo, NULL);
159 amdgpu_bo_unreserve(rbo);
167 amdgpufb_destroy_pinned_object(gobj);
172 static int amdgpufb_create(struct drm_fb_helper *helper,
173 struct drm_fb_helper_surface_size *sizes)
175 struct amdgpu_fbdev *rfbdev = (struct amdgpu_fbdev *)helper;
176 struct amdgpu_device *adev = rfbdev->adev;
177 struct fb_info *info;
178 struct drm_framebuffer *fb = NULL;
179 struct drm_mode_fb_cmd2 mode_cmd;
180 struct drm_gem_object *gobj = NULL;
181 struct amdgpu_bo *rbo = NULL;
185 mode_cmd.width = sizes->surface_width;
186 mode_cmd.height = sizes->surface_height;
188 if (sizes->surface_bpp == 24)
189 sizes->surface_bpp = 32;
191 mode_cmd.pixel_format = drm_mode_legacy_fb_format(sizes->surface_bpp,
192 sizes->surface_depth);
194 ret = amdgpufb_create_pinned_object(rfbdev, &mode_cmd, &gobj);
196 DRM_ERROR("failed to create fbcon object %d\n", ret);
200 rbo = gem_to_amdgpu_bo(gobj);
202 /* okay we have an object now allocate the framebuffer */
203 info = drm_fb_helper_alloc_fbi(helper);
211 ret = amdgpu_framebuffer_init(adev->ddev, &rfbdev->rfb, &mode_cmd, gobj);
213 DRM_ERROR("failed to initialize framebuffer %d\n", ret);
214 goto out_destroy_fbi;
217 fb = &rfbdev->rfb.base;
220 rfbdev->helper.fb = fb;
222 memset_io(rbo->kptr, 0x0, amdgpu_bo_size(rbo));
224 strcpy(info->fix.id, "amdgpudrmfb");
226 drm_fb_helper_fill_fix(info, fb->pitches[0], fb->depth);
228 info->flags = FBINFO_DEFAULT | FBINFO_CAN_FORCE_OUTPUT;
229 info->fbops = &amdgpufb_ops;
231 tmp = amdgpu_bo_gpu_offset(rbo) - adev->mc.vram_start;
232 info->fix.smem_start = adev->mc.aper_base + tmp;
233 info->fix.smem_len = amdgpu_bo_size(rbo);
234 info->screen_base = rbo->kptr;
235 info->screen_size = amdgpu_bo_size(rbo);
237 drm_fb_helper_fill_var(info, &rfbdev->helper, sizes->fb_width, sizes->fb_height);
239 /* setup aperture base/size for vesafb takeover */
240 info->apertures->ranges[0].base = adev->ddev->mode_config.fb_base;
241 info->apertures->ranges[0].size = adev->mc.aper_size;
243 /* Use default scratch pixmap (info->pixmap.flags = FB_PIXMAP_SYSTEM) */
245 if (info->screen_base == NULL) {
247 goto out_destroy_fbi;
250 DRM_INFO("fb mappable at 0x%lX\n", info->fix.smem_start);
251 DRM_INFO("vram apper at 0x%lX\n", (unsigned long)adev->mc.aper_base);
252 DRM_INFO("size %lu\n", (unsigned long)amdgpu_bo_size(rbo));
253 DRM_INFO("fb depth is %d\n", fb->depth);
254 DRM_INFO(" pitch is %d\n", fb->pitches[0]);
256 vga_switcheroo_client_fb_set(adev->ddev->pdev, info);
260 drm_fb_helper_release_fbi(helper);
266 drm_gem_object_unreference(gobj);
267 drm_framebuffer_unregister_private(fb);
268 drm_framebuffer_cleanup(fb);
274 void amdgpu_fb_output_poll_changed(struct amdgpu_device *adev)
276 if (adev->mode_info.rfbdev)
277 drm_fb_helper_hotplug_event(&adev->mode_info.rfbdev->helper);
280 static int amdgpu_fbdev_destroy(struct drm_device *dev, struct amdgpu_fbdev *rfbdev)
282 struct amdgpu_framebuffer *rfb = &rfbdev->rfb;
284 drm_fb_helper_unregister_fbi(&rfbdev->helper);
285 drm_fb_helper_release_fbi(&rfbdev->helper);
288 amdgpufb_destroy_pinned_object(rfb->obj);
291 drm_fb_helper_fini(&rfbdev->helper);
292 drm_framebuffer_unregister_private(&rfb->base);
293 drm_framebuffer_cleanup(&rfb->base);
298 /** Sets the color ramps on behalf of fbcon */
299 static void amdgpu_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
302 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
304 amdgpu_crtc->lut_r[regno] = red >> 6;
305 amdgpu_crtc->lut_g[regno] = green >> 6;
306 amdgpu_crtc->lut_b[regno] = blue >> 6;
309 /** Gets the color ramps on behalf of fbcon */
310 static void amdgpu_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
311 u16 *blue, int regno)
313 struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc);
315 *red = amdgpu_crtc->lut_r[regno] << 6;
316 *green = amdgpu_crtc->lut_g[regno] << 6;
317 *blue = amdgpu_crtc->lut_b[regno] << 6;
320 static const struct drm_fb_helper_funcs amdgpu_fb_helper_funcs = {
321 .gamma_set = amdgpu_crtc_fb_gamma_set,
322 .gamma_get = amdgpu_crtc_fb_gamma_get,
323 .fb_probe = amdgpufb_create,
326 int amdgpu_fbdev_init(struct amdgpu_device *adev)
328 struct amdgpu_fbdev *rfbdev;
332 /* don't init fbdev on hw without DCE */
333 if (!adev->mode_info.mode_config_initialized)
336 /* select 8 bpp console on low vram cards */
337 if (adev->mc.real_vram_size <= (32*1024*1024))
340 rfbdev = kzalloc(sizeof(struct amdgpu_fbdev), GFP_KERNEL);
345 adev->mode_info.rfbdev = rfbdev;
347 drm_fb_helper_prepare(adev->ddev, &rfbdev->helper,
348 &amdgpu_fb_helper_funcs);
350 ret = drm_fb_helper_init(adev->ddev, &rfbdev->helper,
351 adev->mode_info.num_crtc,
352 AMDGPUFB_CONN_LIMIT);
358 drm_fb_helper_single_add_all_connectors(&rfbdev->helper);
360 /* disable all the possible outputs/crtcs before entering KMS mode */
361 drm_helper_disable_unused_functions(adev->ddev);
363 drm_fb_helper_initial_config(&rfbdev->helper, bpp_sel);
367 void amdgpu_fbdev_fini(struct amdgpu_device *adev)
369 if (!adev->mode_info.rfbdev)
372 amdgpu_fbdev_destroy(adev->ddev, adev->mode_info.rfbdev);
373 kfree(adev->mode_info.rfbdev);
374 adev->mode_info.rfbdev = NULL;
377 void amdgpu_fbdev_set_suspend(struct amdgpu_device *adev, int state)
379 if (adev->mode_info.rfbdev)
380 drm_fb_helper_set_suspend(&adev->mode_info.rfbdev->helper,
384 int amdgpu_fbdev_total_size(struct amdgpu_device *adev)
386 struct amdgpu_bo *robj;
389 if (!adev->mode_info.rfbdev)
392 robj = gem_to_amdgpu_bo(adev->mode_info.rfbdev->rfb.obj);
393 size += amdgpu_bo_size(robj);
397 bool amdgpu_fbdev_robj_is_fb(struct amdgpu_device *adev, struct amdgpu_bo *robj)
399 if (!adev->mode_info.rfbdev)
401 if (robj == gem_to_amdgpu_bo(adev->mode_info.rfbdev->rfb.obj))