+
+ * simops.c (condition_met): Make global.
+ * sim-main.h (TRACE_ALU_INPUT3): Define.
+
+start-sanitize-v850e
+ * simops.c (OP_32007E0): Move "cmov" to v850.igen, fix.
+
+end-sanitize-v850e
* simops.c: Move "mov", "reti", to v850.igen, fix tracing.
PC, sim_core_write_map, (ADDR), (DATA))
+/* compare cccc field against PSW */
+unsigned int condition_met (unsigned code);
+
+
/* Debug/tracing calls */
enum op_types
} \
} while (0)
+#define TRACE_ALU_INPUT3(IN0, IN1, IN2) \
+do { \
+ if (TRACE_ALU_P (CPU)) { \
+ trace_module = "alu"; \
+ trace_pc = cia; \
+ trace_name = itable[MY_INDEX].name; \
+ trace_values[0] = (IN0); \
+ trace_values[1] = (IN1); \
+ trace_values[2] = (IN2); \
+ trace_num_values = 3; \
+ } \
+} while (0)
+
#define TRACE_ALU_RESULT(RESULT) \
do { \
if (TRACE_ALU_P (CPU)) { \
\f
/* Returns 1 if the specific condition is met, returns 0 otherwise. */
-static unsigned int
+unsigned int
condition_met (unsigned code)
{
unsigned int psw = PSW;
return 2;
}
-/* end-sanitize-v850e */
-/* start-sanitize-v850e */
-/* cmov reg1, reg2, reg3 */
-int
-OP_32007E0 (void)
-{
- trace_input ("cmov", OP_REG_REG_REG, 0);
-
- State.regs[ OP[2] >> 11 ] = condition_met (OP[0]) ? State.regs[ OP[0] ] : State.regs[ OP[1] ];
-
- trace_output (OP_REG_REG_REG);
-
- return 4;
-}
-
/* end-sanitize-v850e */
/* start-sanitize-v850e */
/* mul reg1, reg2, reg3 */
// end-sanitize-v850eq
"cmov <cccc>, r<reg1>, r<reg2>, r<reg3>"
{
- COMPAT_2 (OP_32007E0 ());
+ TRACE_ALU_INPUT3 (cccc, GR[reg1], GR[reg2]);
+ GR[reg3] = condition_met (cccc) ? GR[reg1] : GR[reg2];
+ TRACE_ALU_RESULT (GR[reg3]);
}
// end-sanitize-v850e