]> Git Repo - binutils.git/blame - sim/v850/ChangeLog
Add ABFD argument to sim_create_inferior. Document.
[binutils.git] / sim / v850 / ChangeLog
CommitLineData
7230ff0f
AC
1Tue Aug 26 10:42:38 1997 Andrew Cagney <[email protected]>
2
3 * interp.c (sim_kill): Delete.
fafce69a
AC
4 (sim_create_inferior): Add ABFD argument.
5 (sim_load): Move setting of PC from here.
6 (sim_create_inferior): To here.
7230ff0f 7
247fccde
AC
8Mon Aug 25 17:50:22 1997 Andrew Cagney <[email protected]>
9
10 * configure: Regenerated to track ../common/aclocal.m4 changes.
11 * config.in: Ditto.
12
13Mon Aug 25 11:31:23 1997 Andrew Cagney <[email protected]>
14
15 * interp.c (sim_open): Add ABFD argument.
16
60616228
NC
17start-sanitize-v850e
18Fri Aug 22 10:39:28 1997 Nick Clifton <[email protected]>
19
20 * simops.c (bsh): Only set CY flag if either of the bottom
21 bytes is zero.
22
23 * simops.c (prepare, dispose): Lower numbered
24 registers go to higher numbered address.
25
26 * simops.c (unsigned divide instructions): S bit set if result has
27 top bit set.
28
29start-sanitize-v850eq
30 * simops.c (pushml, pushmh, popml, popmh): Lower numbered
31 registers go to higher numbered address.
32end-sanitize-v850eq
33end-sanitize-v850e
34
70caad98
NC
35Wed Aug 20 13:56:35 1997 Nick Clifton <[email protected]>
36
37 * simops.c (OP_107E0, OP_107F0, OP_307E0, OP_307F0): Use correct
38 interpretation of SR bit in list18 structure.
64ad9cec
NC
39start-sanitize-v850eq
40 (divn, divun): New functions to perform N step divide functions.
41end-sanitize-v850eq
70caad98
NC
42
43start-sanitize-v850eq
44Mon Aug 18 10:59:02 1997 Nick Clifton <[email protected]>
45
46 * simops.c (OP_300, OP_400, OP_60, OP_70): Support variant opcodes
47 with US bit set in the PSW.
48start-sanitize-v850eq
49
a0a6db4b
NC
50Wed Aug 13 19:06:55 1997 Nick Clifton <[email protected]>
51
52 * interp.c (sim_resume): Opcode functions return amount to be
53 added to PC and all opcodes take a standard format in the OP[]
54 array.
55
56 (do_format_*): Functions removed.
57
58 * v850_sim.h (SP, EP): New register mnemonics.
59
60 * gencode.c (write_header): Functions prototypes return an
61 integer.
62
63 * simops.c: Opcode functions return amount to be added to PC.
64
65start-sanitize-v850e
66 * v850_sim.h (CTPC, CTPSW, CTBP): New register mnemonics.
67
68 * simops.c: Add support for v850e instructions.
69
70 * .Sanitize (Do-first, Do-last): Add support for keep-v850e
71 command line option.
72
73end-sanitize-v850e
74
75start-sanitize-v850eq
76 * .Sanitize (Do-first, Do-last): Add support for keep-v850eq
77 command line option.
78
79 * simops.c: Add support for v850eq instructions.
80end-sanitize-v850eq
81
82Tue May 20 10:24:14 1997 Andrew Cagney <[email protected]>
83
84 * interp.c (sim_open): Add callback argument.
85 (sim_set_callbacks): Delete SIM_DESC argument.
86
87Thu Apr 24 00:39:51 1997 Doug Evans <[email protected]>
88
89 * configure: Regenerated to track ../common/aclocal.m4 changes.
90
29860858
DE
91Wed Apr 23 17:20:16 1997 Doug Evans <[email protected]>
92
93 * interp.c (prog_bfd_was_opened_p): New static local.
94 (prog_bfd): New global variable.
95 (sim_open): Undo patch to add -E support.
96 (sim_close): Close prog_bfd if sim_load opened it.
97 (sim_load): Record bfd of loaded file in prog_bfd.
98 * simops.c (prog_bfd): Renamed from exec_bfd.
99
8517f62b
AC
100Fri Apr 18 14:17:12 1997 Andrew Cagney <[email protected]>
101
102 * interp.c (sim_stop): Stub function.
103
1ad886c9
DE
104Thu Apr 17 03:53:18 1997 Doug Evans <[email protected]>
105
106 * Makefile.in (SIM_OBJS): Add sim-load.o.
107 * interp.c (sim_kind, myname): New static locals.
108 (sim_open): Set sim_kind, myname. Ignore -E arg.
109 (sim_load): Return SIM_RC. New arg abfd. Call sim_load_file to
110 load file into simulator. Set start address from bfd.
111 (sim_create_inferior): Return SIM_RC. Delete arg start_address.
112
87e43259
AC
113Wed Apr 16 19:53:55 1997 Andrew Cagney <[email protected]>
114
115 * simops.c (OP_10007E0): Only provide system calls SYS_execv,
116 SYS_wait, SYS_wait, SYS_utime, SYS_time if defined by the host.
117
118Mon Apr 7 15:45:02 1997 Andrew Cagney <[email protected]>
119
120 * configure: Regenerated to track ../common/aclocal.m4 changes.
121 * config.in: Ditto.
122
fbda74b1
DE
123Wed Apr 2 15:06:28 1997 Doug Evans <[email protected]>
124
8a7c3105
DE
125 * interp.c (sim_open): New arg `kind'.
126
fbda74b1
DE
127 * configure: Regenerated to track ../common/aclocal.m4 changes.
128
a35e91c3
AC
129Wed Apr 2 14:34:19 1997 Andrew Cagney <[email protected]>
130
131 * configure: Regenerated to track ../common/aclocal.m4 changes.
132
133Wed Mar 19 01:14:00 1997 Andrew Cagney <[email protected]>
134
135 * configure: Regenerated to track ../common/aclocal.m4 changes.
136
a77aa7ec
AC
137Mon Mar 17 15:10:07 1997 Andrew Cagney <[email protected]>
138
139 * configure: Re-generate.
140
601fb8ae
MM
141Fri Mar 14 10:34:11 1997 Michael Meissner <[email protected]>
142
143 * configure: Regenerate to track ../common/aclocal.m4 changes.
144
0b0cc453
DE
145Thu Mar 13 13:00:54 1997 Doug Evans <[email protected]>
146
147 * interp.c (sim_open): New SIM_DESC result. Argument is now
148 in argv form.
149 (other sim_*): New SIM_DESC argument.
150
151Tue Feb 4 13:33:30 1997 Doug Evans <[email protected]>
152
153 * Makefile.in (@COMMON_MAKEFILE_FRAG): Use
154 COMMON_{PRE,POST}_CONFIG_FRAG instead.
155 * configure.in: sinclude ../common/aclocal.m4.
156 * configure: Regenerated.
157
295dbbe4
SG
158Thu Jan 23 11:46:23 1997 Stu Grossman ([email protected])
159
160 * configure configure.in Makefile.in: Update to new configure
161 scheme which is more compatible with WinGDB builds.
162 * configure.in: Improve comment on how to run autoconf.
163 * configure: Re-run autoconf to get new ../common/aclocal.m4.
164 * Makefile.in: Use autoconf substitution to install common
165 makefile fragment.
166
5a8023e5
MM
167Mon Jan 20 16:05:34 1997 Michael Meissner <[email protected]>
168
169 * simops.c (OP_{E0,2E0,6E0}): The multiply operations sign extend,
170 not zero extend.
171
172Tue Jan 14 17:06:03 1997 Stu Grossman ([email protected])
173
174 * simops.c: Put ifdefs around things to make MSVC happy. Get rid
175 of unistd.h. Disable SYS_stat, SYS_chown, SYS_time, SYS_times,
176 SYS_gettimeofday and SYS_utime from MSVC.
177
6ec96a02
MM
178Tue Dec 31 18:11:13 1996 Michael Meissner <[email protected]>
179
180 * simops.c (OP_10007E0): Know that kill encodes the signal number
181 via: 0xdead0000 | signal and turn it back into a signal.
182
ee3f2d4f
MM
183Fri Dec 27 14:44:06 1996 Michael Meissner <[email protected]>
184
185 * v850_sim.h (SIG_V850_EXIT): Define as -1.
186
187 * interp.c (sim_open): Cast calloc function.
188 (sim_stop_reason): If signal is SIG_V850_EXIT, inform gdb the
189 program exited with the appropriate exit code.
190 (sim_set_interrupt): Declare buildargv.
191
192 * simops.c (OP_10007E0): Make exit signal normal exit. Make time
193 type correct and work on big endian systems.
194
195Wed Nov 20 02:18:44 1996 Doug Evans <[email protected]>
196
197 * Makefile.in: Delete stuff moved to ../common/Make-common.in.
198 (SIM_OBJS,SIM_EXTRA_CFLAGS,SIM_EXTRA_CLEAN): Define.
199 * configure.in: Simplify using macros in ../common/aclocal.m4.
200 Call AC_CHECK_HEADERS(unistd.h).
201 * configure: Regenerated.
202 * config.in: New file.
203 * simops.c: #include "config.h". #include <unistd.h> if present.
204
205Sun Nov 3 23:02:54 1996 Stan Shebs <[email protected]>
206
207 * v850_sim.h (State): New slots dummy_mem, pending_nmi.
208 (EIPC, etc): New macros for system registers.
209 * simops.c, interp.c: Use everywhere.
210
211 * interp.c: Add support for interrupts issued by interrupt
212 generators, either PC- or time-based. Controlled by simulator
213 command "sim interrupt".
214
215 * interp.c: Add support for variable-size allocation of memory,
216 via simulator command "sim memory-map".
217 (map): Issue SIGSEGV for references to invalid memory regions.
218
7fc45edb
GRK
219Thu Oct 31 14:44:10 1996 Gavin Koch <[email protected]>
220
221 * simops.c: Include <sys/time.h> for struct timeval and
222 struct timezone.
223
6803f89b
JL
224Wed Oct 30 08:49:10 1996 Jeffrey A Law ([email protected])
225
8824fb45
JL
226 * simops.c (OP_10007E0): Handle SYS_times and SYS_gettimeofday.
227
6803f89b
JL
228 * simops.c (OP_10007E0): Handle SYS_time.
229
c500c074
JL
230Tue Oct 29 14:22:55 1996 Jeffrey A Law ([email protected])
231
232 * simops.c: Include <sys/stat.h>.
233 (OP_10007E0): Handle SYS_stat.
234
0a89af6e
JL
235Thu Oct 24 12:26:35 1996 Jeffrey A Law ([email protected])
236
c500c074
JL
237 * simops.c (OP_10007E0): Don't declare errno.
238
f0099789
JL
239 * simops.c (OP_500): Mask off low bit in displacement
240 for sld.w.
241 (OP_501): Similarly.
242
85c09b05
JL
243 * simops.c (OP_500): Fix displacement handling for sld.w.
244 (OP_501): Similarly for sst.w.
245
0a89af6e
JL
246 * simops.c (trace_input): Remove all references to SEXT7.
247 (OP_300, OP_400, OP_500, OP_380, OP_480, OP_501): Displacement
248 is zero extended for sst/sld instructions.
249 * v850_sim.h (SEX7): Delete. It's no longer needed (and it
250 was incorrect anyway).
251
96851909
SG
252Thu Oct 24 10:33:33 1996 Stu Grossman ([email protected])
253
254 * Makefile.in: Get rid of srcroot. Set all INSTALL macros via
255 autoconf.
256 * gencode.c (write_opcodes): Pad operands field to account for
257 MSVC braindamage.
258 * simops.c: Include errno.h. Exclude SYS_chown, since MSVC
259 doesn't support it. (Why is this here in the first place?!?)
260 * v850_sim.h: Get rid of 64 bit defs. Also, get rid of #elif's.
261 Change number of operands in struct simops from 9 to 6. Define
262 SIGTRAP and SIGQUIT for MSVC.
263
254ef340
SG
264Tue Oct 15 16:19:51 1996 Stu Grossman ([email protected])
265
266 * interp.c (MEM_SIZE): It's now bytes, not a power of 2.
267 * (map): Add support for external mem in the 1->2 meg range.
268 Also, abort() when memory access is way out of bounds. (Better to
269 die than to give wrong result. (This will be fixed later.))
270 * (sim_size): MEM_SIZE is now bytes, not shift factor.
271
272Tue Oct 1 15:53:24 1996 Gavin Koch <[email protected]>
273
274 * simops.c (trace_input): Swapped order of operands for output
275 output of OP_IMM_REG. Changed the fetching of the operands for
276 OP_LOAD32, and OP_STORE32 to work like op-function.
277
278Mon Sep 30 15:46:33 1996 Stu Grossman ([email protected])
279
280 * interp.c: Move includes of remote-sim.h and callback.h to
281 v850-sim.h.
282 * (lookup_hash): Add PC to report of hash failure.
283 * (map load_mem store_mem): New memory subsystem. Models V851
284 memory system.
285 * (sim_write sim_read): Use new memory subsystem.
286 * (sim_resume): Don't load and save PC into EIPC anymore. Needed
287 to make user-defined traps work right.
288 * simops.c (OP_*): Use new memory subsystem.
289 * (OP_14007E0 (reti)): Implement reti.
290 * (OP_14996E0 (trap)): Implement user-defined traps. Move I/O to
291 trap 31. Use new memory subsystem.
292 * v850_sim.h: Prototypes for load_mem, store_mem and map. Use
293 load_mem in RLW macro.
294
88777ce2
SG
295Fri Sep 27 18:34:09 1996 Stu Grossman ([email protected])
296
297 * gencode.c (write_opcodes): Output hex values for opcode mask
298 and patterns.
299 * interp.c (sim_resume): Save and restore PC from the appropriate
300 register.
301 * (sim_fetch_register sim_store_register): Fix byte-order problem
302 with reading and writing registers.
303 * simops.c (OP_FFFF): Implement pseudo-breakpoint insn.
304
da86a4fa
JL
305Fri Sep 27 17:42:37 1996 Jeffrey A Law ([email protected])
306
307 * simops.c (trace_input): Fix thinko.
308
309Wed Sep 18 09:54:12 1996 Michael Meissner <[email protected]>
310
311 * simops.c (exec_bfd): Rename from sim_bfd.
312 (trace_input): Ditto.
313
1d00ce83
MM
314Thu Sep 12 12:03:05 1996 Michael Meissner <[email protected]>
315
316 * simops.c (trace_input): Use find_nearest_line to print line
317 number, function name or file name of PC.
318
ead4a3f1
MM
319Wed Sep 11 16:44:37 1996 Michael Meissner <[email protected]>
320
321 * simops.c: Add tracing support. Use SEXTxx macros instead of
322 doing hardwired shifts.
323
324 * configure.in (--enable-sim-cflags): Add switch to add additional
325 flags to simulator buld. If --enable-sim-cflags=trace, turn on
326 tracing.
327 * configure: Regenerate.
328
329 * Makefile.in: Don't require a VPATH capable make if configuring
330 in the same directory. Don't use CFLAGS for configuration flags.
331 Add flags from --enable-sim-cflags. Support canadian cross
332 builds. Rebuild whole simulator if include files change.
333
334 * interp.c (v850_debug): New global for debugging.
335 (lookup_hash,sim_size,sim_set_profile): Use
336 printf_filtered callback, instead of calling printf directly.
337 (sim_{open,trace}): Enable tracing if -t and compiled for tracing.
338
339 * v850_sim.h: Use limits.h to set the various sized types.
340 (SEXT{5,7,16,22}): New macros.
341
9909e232
JL
342Mon Sep 9 20:50:46 1996 Jeffrey A Law ([email protected])
343
344 * interp.c (hash): Make this an inline function
345 when compiling with GCC. Simplify.
346 * simpos.c: Explicitly include "sys/syscall.h". Remove
347 some #if 0'd code. Enable more emulated syscalls.
348
349Wed Sep 4 01:48:55 1996 Jeffrey A Law ([email protected])
350
351 * interp.c: Fix sign bit handling for add and sub instructions.
352
d81352b8
JL
353Tue Sep 3 10:20:30 1996 Jeffrey A Law ([email protected])
354
9fca2fd3
JL
355 * gencode.c: Fix various indention & style problems.
356 Remove test code. Remove #if 0 code.
357 * interp.c: Provide prototypes for all static functions.
358 Fix minor indention problems.
359 (sim_open, sim_resume): Remove unused variables.
360 (sim_read): Return type is "int".
361 * simops.c: Remove unused variables.
362 (divh): Make result of divide-by-zero zero.
363 (setf): Initialize result to keep compiler quiet.
364 (sar instructions): These just clear the overflow bit.
365 * v850_sim.h: Provide prototypes for put_byte, put_half
366 and put_word.
367
d81352b8
JL
368 * interp.c: OP should be an array of 32bit operands!
369 (v850_callback): Declare.
370 (do_format_5): Fix extraction of OP[0].
371 (sim_size): Remove debugging printf.
372 (sim_set_callbacks): Do something useful.
373 (sim_stop_reason): Gross hacks to get c-torture running.
374 * simops.c: Simplify code for computing targets of bCC
375 insns. Invert 's' bit if 'ov' bit is set for some
376 instructions. Fix 'cy' bit handling for numerous
377 instructions. Make the simulator stop when a halt
378 instruction is encountered. Very crude support for
379 emulated syscalls (trap 0).
380 * v850_sim.h: Include "callback.h" and declare
381 v850_callback. Items in the operand array are 32bits.
382
383Sun Sep 1 22:35:35 1996 Jeffrey A Law ([email protected])
384
385 * interp.c (sim_resume): Fix code to check for a format 3
386 opcode.
387 * simops.c: bCC insns only argument is a constant, not a
388 register value (duh...)
389
83fc3bac
JL
390Fri Aug 30 10:33:49 1996 Jeffrey A Law ([email protected])
391
787d66bb
JL
392 * simops.c: Fix "not1" and "set1".
393
3046d879
JL
394 * simops.c: Don't forget to initialize temp for
395 "ld.h" and "ld.w"
396
ba853302
JL
397 * interp.c: Remove various debugging printfs.
398
0e4ccc58
JL
399 * simops.c: Fix satadd, satsub boundary case handling.
400
83fc3bac
JL
401 * interp.c (hash): Fix.
402 * interp.c (do_format_8): Get operands correctly and
403 call the target function.
404 * simops.c: Rough cut at "clr1", "not1", "set1", and "tst1".
405
1fe983dc
JL
406Thu Aug 29 13:53:29 1996 Jeffrey A Law ([email protected])
407
3cb6bf78
JL
408 * interp.c (do_format_4): Get operands correctly and
409 call the target function.
410 * simops.c: Rough cut at "sld.b", "sld.h", "sld.w", "sst.b",
411 "sst.h", and "sst.w".
412
28647e4c
JL
413 * v850_sim.h: The V850 doesn't have split I&D spaces. Change
414 accordingly. Remove many unused definitions.
415 * interp.c: The V850 doesn't have split I&D spaces. Change
416 accordingly.
417 (get_longlong, get_longword, get_word): Deleted.
418 (write_longlong, write_longword, write_word): Deleted.
419 (get_operands): Deleted.
420 (get_byte, get_half, get_word): New functions.
421 (put_byte, put_half, put_word): New functions.
422 * simops.c: Remove unused functions. Rough cut at
423 "ld.b", "ld.h", "ld.w", "st.b", "st.h", "st.w" insns.
424
614f1c68
JL
425 * v850_sim.h (struct _state): Remove "psw" field. Add
426 "sregs" field.
427 (PSW): Remove bogus definition.
428 * simops.c: Change condition code handling to use the psw
429 register within the sregs array. Handle "ldsr" and "stsr".
430
dca41ba7
JL
431 * simops.c: Handle "satadd", "satsub", "satsubi", "satsubr".
432
e9b6cbac
JL
433 * interp.c (do_format_5): Get operands correctly and
434 call the target function.
435 (sim_resume): Don't do a PC update for format 5 instructions.
436 * simops.c: Handle "jarl" and "jmp" instructions.
437
3095b8df
JL
438 * simops.c: Fix minor typos. Handle "cmp", "setf", "tst"
439 "di", and "ei" instructions correctly.
440
2108e864
JL
441 * interp.c (do_format_3): Get operands correctly and call
442 the target function.
443 * simops.c: Handle bCC instructions.
444
35404c7d
JL
445 * simops.c: Add condition code handling to shift insns.
446 Fix minor typos in condition code handling for other insns.
447
aabce0f4
JL
448 * Makefile.in: Fix typo.
449 * simops.c: Add condition code handling to "sub" "subr" and
450 "divh" instructions.
451
0ef0eba5
JL
452 * interp.c (hash): Update to be more accurate.
453 (lookup_hash): Call hash rather than computing the hash
454 code here.
455 (do_format_1_2): Handle format 1 and format 2 instructions.
456 Get operands correctly and call the target function.
457 (do_format_6): Get operands correctly and call the target
458 function.
459 (do_formats_9_10): Rough cut so shift ops will work.
460 (sim_resume): Tweak to deal with format 1 and format 2
461 handling in a single funtion. Don't update the PC
462 for format 3 insns. Fix typos.
463 * simops.c: Slightly reorganize. Add condition code handling
464 to "add", "addi", "and", "andi", "or", "ori", "xor", "xori"
465 and "not" instructions.
466 * v850_sim.h (reg_t): Registers are 32bits.
467 (_state): The V850 has 32 general registers. Add a 32bit
468 psw and pc register too. Add accessor macros
469
470 * Makefile.in, interp.c, v850_sim.h: Bring over endianness
471 changes from the d10v simulator.
472
77553374
JL
473 * simops.c: Add shift support.
474
e98e3b2c
JL
475 * simops.c: Add multiply & divide support. Abort for system
476 instructions.
477
1fe983dc
JL
478 * simops.c: Add logicals, mov, movhi, movea, add, addi, sub
479 and subr. No condition codes yet.
480
22c1c7dd
JL
481Wed Aug 28 13:53:22 1996 Jeffrey A Law ([email protected])
482
483 * ChangeLog, Makefile.in, configure, configure.in, v850_sim.h,
484 gencode.c, interp.c, simops.c: Created.
485
This page took 0.203198 seconds and 4 git commands to generate.