]>
Commit | Line | Data |
---|---|---|
601fb8ae MM |
1 | Fri Mar 14 10:34:11 1997 Michael Meissner <[email protected]> |
2 | ||
3 | * configure: Regenerate to track ../common/aclocal.m4 changes. | |
4 | ||
0b0cc453 DE |
5 | Thu Mar 13 13:00:54 1997 Doug Evans <[email protected]> |
6 | ||
7 | * interp.c (sim_open): New SIM_DESC result. Argument is now | |
8 | in argv form. | |
9 | (other sim_*): New SIM_DESC argument. | |
10 | ||
11 | Tue Feb 4 13:33:30 1997 Doug Evans <[email protected]> | |
12 | ||
13 | * Makefile.in (@COMMON_MAKEFILE_FRAG): Use | |
14 | COMMON_{PRE,POST}_CONFIG_FRAG instead. | |
15 | * configure.in: sinclude ../common/aclocal.m4. | |
16 | * configure: Regenerated. | |
17 | ||
295dbbe4 SG |
18 | Thu Jan 23 11:46:23 1997 Stu Grossman ([email protected]) |
19 | ||
20 | * configure configure.in Makefile.in: Update to new configure | |
21 | scheme which is more compatible with WinGDB builds. | |
22 | * configure.in: Improve comment on how to run autoconf. | |
23 | * configure: Re-run autoconf to get new ../common/aclocal.m4. | |
24 | * Makefile.in: Use autoconf substitution to install common | |
25 | makefile fragment. | |
26 | ||
5a8023e5 MM |
27 | Mon Jan 20 16:05:34 1997 Michael Meissner <[email protected]> |
28 | ||
29 | * simops.c (OP_{E0,2E0,6E0}): The multiply operations sign extend, | |
30 | not zero extend. | |
31 | ||
32 | Tue Jan 14 17:06:03 1997 Stu Grossman ([email protected]) | |
33 | ||
34 | * simops.c: Put ifdefs around things to make MSVC happy. Get rid | |
35 | of unistd.h. Disable SYS_stat, SYS_chown, SYS_time, SYS_times, | |
36 | SYS_gettimeofday and SYS_utime from MSVC. | |
37 | ||
6ec96a02 MM |
38 | Tue Dec 31 18:11:13 1996 Michael Meissner <[email protected]> |
39 | ||
40 | * simops.c (OP_10007E0): Know that kill encodes the signal number | |
41 | via: 0xdead0000 | signal and turn it back into a signal. | |
42 | ||
ee3f2d4f MM |
43 | Fri Dec 27 14:44:06 1996 Michael Meissner <[email protected]> |
44 | ||
45 | * v850_sim.h (SIG_V850_EXIT): Define as -1. | |
46 | ||
47 | * interp.c (sim_open): Cast calloc function. | |
48 | (sim_stop_reason): If signal is SIG_V850_EXIT, inform gdb the | |
49 | program exited with the appropriate exit code. | |
50 | (sim_set_interrupt): Declare buildargv. | |
51 | ||
52 | * simops.c (OP_10007E0): Make exit signal normal exit. Make time | |
53 | type correct and work on big endian systems. | |
54 | ||
55 | Wed Nov 20 02:18:44 1996 Doug Evans <[email protected]> | |
56 | ||
57 | * Makefile.in: Delete stuff moved to ../common/Make-common.in. | |
58 | (SIM_OBJS,SIM_EXTRA_CFLAGS,SIM_EXTRA_CLEAN): Define. | |
59 | * configure.in: Simplify using macros in ../common/aclocal.m4. | |
60 | Call AC_CHECK_HEADERS(unistd.h). | |
61 | * configure: Regenerated. | |
62 | * config.in: New file. | |
63 | * simops.c: #include "config.h". #include <unistd.h> if present. | |
64 | ||
65 | Sun Nov 3 23:02:54 1996 Stan Shebs <[email protected]> | |
66 | ||
67 | * v850_sim.h (State): New slots dummy_mem, pending_nmi. | |
68 | (EIPC, etc): New macros for system registers. | |
69 | * simops.c, interp.c: Use everywhere. | |
70 | ||
71 | * interp.c: Add support for interrupts issued by interrupt | |
72 | generators, either PC- or time-based. Controlled by simulator | |
73 | command "sim interrupt". | |
74 | ||
75 | * interp.c: Add support for variable-size allocation of memory, | |
76 | via simulator command "sim memory-map". | |
77 | (map): Issue SIGSEGV for references to invalid memory regions. | |
78 | ||
7fc45edb GRK |
79 | Thu Oct 31 14:44:10 1996 Gavin Koch <[email protected]> |
80 | ||
81 | * simops.c: Include <sys/time.h> for struct timeval and | |
82 | struct timezone. | |
83 | ||
6803f89b JL |
84 | Wed Oct 30 08:49:10 1996 Jeffrey A Law ([email protected]) |
85 | ||
8824fb45 JL |
86 | * simops.c (OP_10007E0): Handle SYS_times and SYS_gettimeofday. |
87 | ||
6803f89b JL |
88 | * simops.c (OP_10007E0): Handle SYS_time. |
89 | ||
c500c074 JL |
90 | Tue Oct 29 14:22:55 1996 Jeffrey A Law ([email protected]) |
91 | ||
92 | * simops.c: Include <sys/stat.h>. | |
93 | (OP_10007E0): Handle SYS_stat. | |
94 | ||
0a89af6e JL |
95 | Thu Oct 24 12:26:35 1996 Jeffrey A Law ([email protected]) |
96 | ||
c500c074 JL |
97 | * simops.c (OP_10007E0): Don't declare errno. |
98 | ||
f0099789 JL |
99 | * simops.c (OP_500): Mask off low bit in displacement |
100 | for sld.w. | |
101 | (OP_501): Similarly. | |
102 | ||
85c09b05 JL |
103 | * simops.c (OP_500): Fix displacement handling for sld.w. |
104 | (OP_501): Similarly for sst.w. | |
105 | ||
0a89af6e JL |
106 | * simops.c (trace_input): Remove all references to SEXT7. |
107 | (OP_300, OP_400, OP_500, OP_380, OP_480, OP_501): Displacement | |
108 | is zero extended for sst/sld instructions. | |
109 | * v850_sim.h (SEX7): Delete. It's no longer needed (and it | |
110 | was incorrect anyway). | |
111 | ||
96851909 SG |
112 | Thu Oct 24 10:33:33 1996 Stu Grossman ([email protected]) |
113 | ||
114 | * Makefile.in: Get rid of srcroot. Set all INSTALL macros via | |
115 | autoconf. | |
116 | * gencode.c (write_opcodes): Pad operands field to account for | |
117 | MSVC braindamage. | |
118 | * simops.c: Include errno.h. Exclude SYS_chown, since MSVC | |
119 | doesn't support it. (Why is this here in the first place?!?) | |
120 | * v850_sim.h: Get rid of 64 bit defs. Also, get rid of #elif's. | |
121 | Change number of operands in struct simops from 9 to 6. Define | |
122 | SIGTRAP and SIGQUIT for MSVC. | |
123 | ||
254ef340 SG |
124 | Tue Oct 15 16:19:51 1996 Stu Grossman ([email protected]) |
125 | ||
126 | * interp.c (MEM_SIZE): It's now bytes, not a power of 2. | |
127 | * (map): Add support for external mem in the 1->2 meg range. | |
128 | Also, abort() when memory access is way out of bounds. (Better to | |
129 | die than to give wrong result. (This will be fixed later.)) | |
130 | * (sim_size): MEM_SIZE is now bytes, not shift factor. | |
131 | ||
132 | Tue Oct 1 15:53:24 1996 Gavin Koch <[email protected]> | |
133 | ||
134 | * simops.c (trace_input): Swapped order of operands for output | |
135 | output of OP_IMM_REG. Changed the fetching of the operands for | |
136 | OP_LOAD32, and OP_STORE32 to work like op-function. | |
137 | ||
138 | Mon Sep 30 15:46:33 1996 Stu Grossman ([email protected]) | |
139 | ||
140 | * interp.c: Move includes of remote-sim.h and callback.h to | |
141 | v850-sim.h. | |
142 | * (lookup_hash): Add PC to report of hash failure. | |
143 | * (map load_mem store_mem): New memory subsystem. Models V851 | |
144 | memory system. | |
145 | * (sim_write sim_read): Use new memory subsystem. | |
146 | * (sim_resume): Don't load and save PC into EIPC anymore. Needed | |
147 | to make user-defined traps work right. | |
148 | * simops.c (OP_*): Use new memory subsystem. | |
149 | * (OP_14007E0 (reti)): Implement reti. | |
150 | * (OP_14996E0 (trap)): Implement user-defined traps. Move I/O to | |
151 | trap 31. Use new memory subsystem. | |
152 | * v850_sim.h: Prototypes for load_mem, store_mem and map. Use | |
153 | load_mem in RLW macro. | |
154 | ||
88777ce2 SG |
155 | Fri Sep 27 18:34:09 1996 Stu Grossman ([email protected]) |
156 | ||
157 | * gencode.c (write_opcodes): Output hex values for opcode mask | |
158 | and patterns. | |
159 | * interp.c (sim_resume): Save and restore PC from the appropriate | |
160 | register. | |
161 | * (sim_fetch_register sim_store_register): Fix byte-order problem | |
162 | with reading and writing registers. | |
163 | * simops.c (OP_FFFF): Implement pseudo-breakpoint insn. | |
164 | ||
da86a4fa JL |
165 | Fri Sep 27 17:42:37 1996 Jeffrey A Law ([email protected]) |
166 | ||
167 | * simops.c (trace_input): Fix thinko. | |
168 | ||
169 | Wed Sep 18 09:54:12 1996 Michael Meissner <[email protected]> | |
170 | ||
171 | * simops.c (exec_bfd): Rename from sim_bfd. | |
172 | (trace_input): Ditto. | |
173 | ||
1d00ce83 MM |
174 | Thu Sep 12 12:03:05 1996 Michael Meissner <[email protected]> |
175 | ||
176 | * simops.c (trace_input): Use find_nearest_line to print line | |
177 | number, function name or file name of PC. | |
178 | ||
ead4a3f1 MM |
179 | Wed Sep 11 16:44:37 1996 Michael Meissner <[email protected]> |
180 | ||
181 | * simops.c: Add tracing support. Use SEXTxx macros instead of | |
182 | doing hardwired shifts. | |
183 | ||
184 | * configure.in (--enable-sim-cflags): Add switch to add additional | |
185 | flags to simulator buld. If --enable-sim-cflags=trace, turn on | |
186 | tracing. | |
187 | * configure: Regenerate. | |
188 | ||
189 | * Makefile.in: Don't require a VPATH capable make if configuring | |
190 | in the same directory. Don't use CFLAGS for configuration flags. | |
191 | Add flags from --enable-sim-cflags. Support canadian cross | |
192 | builds. Rebuild whole simulator if include files change. | |
193 | ||
194 | * interp.c (v850_debug): New global for debugging. | |
195 | (lookup_hash,sim_size,sim_set_profile): Use | |
196 | printf_filtered callback, instead of calling printf directly. | |
197 | (sim_{open,trace}): Enable tracing if -t and compiled for tracing. | |
198 | ||
199 | * v850_sim.h: Use limits.h to set the various sized types. | |
200 | (SEXT{5,7,16,22}): New macros. | |
201 | ||
9909e232 JL |
202 | Mon Sep 9 20:50:46 1996 Jeffrey A Law ([email protected]) |
203 | ||
204 | * interp.c (hash): Make this an inline function | |
205 | when compiling with GCC. Simplify. | |
206 | * simpos.c: Explicitly include "sys/syscall.h". Remove | |
207 | some #if 0'd code. Enable more emulated syscalls. | |
208 | ||
209 | Wed Sep 4 01:48:55 1996 Jeffrey A Law ([email protected]) | |
210 | ||
211 | * interp.c: Fix sign bit handling for add and sub instructions. | |
212 | ||
d81352b8 JL |
213 | Tue Sep 3 10:20:30 1996 Jeffrey A Law ([email protected]) |
214 | ||
9fca2fd3 JL |
215 | * gencode.c: Fix various indention & style problems. |
216 | Remove test code. Remove #if 0 code. | |
217 | * interp.c: Provide prototypes for all static functions. | |
218 | Fix minor indention problems. | |
219 | (sim_open, sim_resume): Remove unused variables. | |
220 | (sim_read): Return type is "int". | |
221 | * simops.c: Remove unused variables. | |
222 | (divh): Make result of divide-by-zero zero. | |
223 | (setf): Initialize result to keep compiler quiet. | |
224 | (sar instructions): These just clear the overflow bit. | |
225 | * v850_sim.h: Provide prototypes for put_byte, put_half | |
226 | and put_word. | |
227 | ||
d81352b8 JL |
228 | * interp.c: OP should be an array of 32bit operands! |
229 | (v850_callback): Declare. | |
230 | (do_format_5): Fix extraction of OP[0]. | |
231 | (sim_size): Remove debugging printf. | |
232 | (sim_set_callbacks): Do something useful. | |
233 | (sim_stop_reason): Gross hacks to get c-torture running. | |
234 | * simops.c: Simplify code for computing targets of bCC | |
235 | insns. Invert 's' bit if 'ov' bit is set for some | |
236 | instructions. Fix 'cy' bit handling for numerous | |
237 | instructions. Make the simulator stop when a halt | |
238 | instruction is encountered. Very crude support for | |
239 | emulated syscalls (trap 0). | |
240 | * v850_sim.h: Include "callback.h" and declare | |
241 | v850_callback. Items in the operand array are 32bits. | |
242 | ||
243 | Sun Sep 1 22:35:35 1996 Jeffrey A Law ([email protected]) | |
244 | ||
245 | * interp.c (sim_resume): Fix code to check for a format 3 | |
246 | opcode. | |
247 | * simops.c: bCC insns only argument is a constant, not a | |
248 | register value (duh...) | |
249 | ||
83fc3bac JL |
250 | Fri Aug 30 10:33:49 1996 Jeffrey A Law ([email protected]) |
251 | ||
787d66bb JL |
252 | * simops.c: Fix "not1" and "set1". |
253 | ||
3046d879 JL |
254 | * simops.c: Don't forget to initialize temp for |
255 | "ld.h" and "ld.w" | |
256 | ||
ba853302 JL |
257 | * interp.c: Remove various debugging printfs. |
258 | ||
0e4ccc58 JL |
259 | * simops.c: Fix satadd, satsub boundary case handling. |
260 | ||
83fc3bac JL |
261 | * interp.c (hash): Fix. |
262 | * interp.c (do_format_8): Get operands correctly and | |
263 | call the target function. | |
264 | * simops.c: Rough cut at "clr1", "not1", "set1", and "tst1". | |
265 | ||
1fe983dc JL |
266 | Thu Aug 29 13:53:29 1996 Jeffrey A Law ([email protected]) |
267 | ||
3cb6bf78 JL |
268 | * interp.c (do_format_4): Get operands correctly and |
269 | call the target function. | |
270 | * simops.c: Rough cut at "sld.b", "sld.h", "sld.w", "sst.b", | |
271 | "sst.h", and "sst.w". | |
272 | ||
28647e4c JL |
273 | * v850_sim.h: The V850 doesn't have split I&D spaces. Change |
274 | accordingly. Remove many unused definitions. | |
275 | * interp.c: The V850 doesn't have split I&D spaces. Change | |
276 | accordingly. | |
277 | (get_longlong, get_longword, get_word): Deleted. | |
278 | (write_longlong, write_longword, write_word): Deleted. | |
279 | (get_operands): Deleted. | |
280 | (get_byte, get_half, get_word): New functions. | |
281 | (put_byte, put_half, put_word): New functions. | |
282 | * simops.c: Remove unused functions. Rough cut at | |
283 | "ld.b", "ld.h", "ld.w", "st.b", "st.h", "st.w" insns. | |
284 | ||
614f1c68 JL |
285 | * v850_sim.h (struct _state): Remove "psw" field. Add |
286 | "sregs" field. | |
287 | (PSW): Remove bogus definition. | |
288 | * simops.c: Change condition code handling to use the psw | |
289 | register within the sregs array. Handle "ldsr" and "stsr". | |
290 | ||
dca41ba7 JL |
291 | * simops.c: Handle "satadd", "satsub", "satsubi", "satsubr". |
292 | ||
e9b6cbac JL |
293 | * interp.c (do_format_5): Get operands correctly and |
294 | call the target function. | |
295 | (sim_resume): Don't do a PC update for format 5 instructions. | |
296 | * simops.c: Handle "jarl" and "jmp" instructions. | |
297 | ||
3095b8df JL |
298 | * simops.c: Fix minor typos. Handle "cmp", "setf", "tst" |
299 | "di", and "ei" instructions correctly. | |
300 | ||
2108e864 JL |
301 | * interp.c (do_format_3): Get operands correctly and call |
302 | the target function. | |
303 | * simops.c: Handle bCC instructions. | |
304 | ||
35404c7d JL |
305 | * simops.c: Add condition code handling to shift insns. |
306 | Fix minor typos in condition code handling for other insns. | |
307 | ||
aabce0f4 JL |
308 | * Makefile.in: Fix typo. |
309 | * simops.c: Add condition code handling to "sub" "subr" and | |
310 | "divh" instructions. | |
311 | ||
0ef0eba5 JL |
312 | * interp.c (hash): Update to be more accurate. |
313 | (lookup_hash): Call hash rather than computing the hash | |
314 | code here. | |
315 | (do_format_1_2): Handle format 1 and format 2 instructions. | |
316 | Get operands correctly and call the target function. | |
317 | (do_format_6): Get operands correctly and call the target | |
318 | function. | |
319 | (do_formats_9_10): Rough cut so shift ops will work. | |
320 | (sim_resume): Tweak to deal with format 1 and format 2 | |
321 | handling in a single funtion. Don't update the PC | |
322 | for format 3 insns. Fix typos. | |
323 | * simops.c: Slightly reorganize. Add condition code handling | |
324 | to "add", "addi", "and", "andi", "or", "ori", "xor", "xori" | |
325 | and "not" instructions. | |
326 | * v850_sim.h (reg_t): Registers are 32bits. | |
327 | (_state): The V850 has 32 general registers. Add a 32bit | |
328 | psw and pc register too. Add accessor macros | |
329 | ||
330 | * Makefile.in, interp.c, v850_sim.h: Bring over endianness | |
331 | changes from the d10v simulator. | |
332 | ||
77553374 JL |
333 | * simops.c: Add shift support. |
334 | ||
e98e3b2c JL |
335 | * simops.c: Add multiply & divide support. Abort for system |
336 | instructions. | |
337 | ||
1fe983dc JL |
338 | * simops.c: Add logicals, mov, movhi, movea, add, addi, sub |
339 | and subr. No condition codes yet. | |
340 | ||
22c1c7dd JL |
341 | Wed Aug 28 13:53:22 1996 Jeffrey A Law ([email protected]) |
342 | ||
343 | * ChangeLog, Makefile.in, configure, configure.in, v850_sim.h, | |
344 | gencode.c, interp.c, simops.c: Created. | |
345 |