Git Repo - J-u-boot.git/blame_incremental - configs/ls1021atwr_qspi

... / ...

Commit	Line	Data
	1	CONFIG_ARM=y
	2	CONFIG_SKIP_LOWLEVEL_INIT=y
	3	CONFIG_COUNTER_FREQUENCY=12500000
	4	CONFIG_TARGET_LS1021ATWR=y
	5	CONFIG_TEXT_BASE=0x40100000
	6	CONFIG_SYS_MALLOC_LEN=0x1002000
	7	CONFIG_NR_DRAM_BANKS=1
	8	CONFIG_ENV_SIZE=0x2000
	9	CONFIG_ENV_OFFSET=0x300000
	10	CONFIG_ENV_SECT_SIZE=0x10000
	11	CONFIG_SYS_I2C_MXC_I2C1=y
	12	CONFIG_SYS_I2C_MXC_I2C2=y
	13	CONFIG_SYS_I2C_MXC_I2C3=y
	14	CONFIG_DM_GPIO=y
	15	CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
	16	CONFIG_SYS_LOAD_ADDR=0x82000000
	17	CONFIG_PCI=y
	18	CONFIG_AHCI=y
	19	CONFIG_LAYERSCAPE_NS_ACCESS=y
	20	CONFIG_PCIE1=y
	21	CONFIG_PCIE2=y
	22	CONFIG_SYS_MEMTEST_START=0x80000000
	23	CONFIG_SYS_MEMTEST_END=0x9fffffff
	24	CONFIG_FIT=y
	25	CONFIG_FIT_VERBOSE=y
	26	CONFIG_DISTRO_DEFAULTS=y
	27	CONFIG_QSPI_BOOT=y
	28	CONFIG_BOOTDELAY=3
	29	CONFIG_OF_BOARD_SETUP=y
	30	CONFIG_OF_STDOUT_VIA_ALIAS=y
	31	CONFIG_USE_BOOTARGS=y
	32	CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0"
	33	CONFIG_BOOTCOMMAND="run distro_bootcmd; run qspi_bootcmd; env exists secureboot && esbc_halt"
	34	CONFIG_SILENT_CONSOLE=y
	35	CONFIG_SYS_CONSOLE_IS_IN_ENV=y
	36	CONFIG_ARCH_MISC_INIT=y
	37	CONFIG_MISC_INIT_R=y
	38	CONFIG_ID_EEPROM=y
	39	CONFIG_SYS_EEPROM_BUS_NUM=1
	40	CONFIG_SYS_CBSIZE=256
	41	CONFIG_SYS_PBSIZE=276
	42	CONFIG_SYS_BOOTM_LEN=0x4000000
	43	CONFIG_CMD_GREPENV=y
	44	CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
	45	CONFIG_CMD_MEMINFO=y
	46	CONFIG_CMD_MEMTEST=y
	47	CONFIG_CMD_GPIO=y
	48	CONFIG_CMD_GPT=y
	49	CONFIG_CMD_I2C=y
	50	CONFIG_CMD_MMC=y
	51	CONFIG_CMD_USB=y
	52	# CONFIG_CMD_SETEXPR is not set
	53	CONFIG_OF_CONTROL=y
	54	CONFIG_ENV_OVERWRITE=y
	55	CONFIG_ENV_IS_IN_SPI_FLASH=y
	56	CONFIG_SYS_RELOC_GD_ENV_ADDR=y
	57	CONFIG_USE_ETHPRIME=y
	58	CONFIG_ETHPRIME="ethernet@2d10000"
	59	CONFIG_SATA=y
	60	CONFIG_SATA_CEVA=y
	61	CONFIG_FSL_CAAM=y
	62	CONFIG_MPC8XXX_GPIO=y
	63	CONFIG_DM_I2C=y
	64	CONFIG_SPL_SYS_I2C_LEGACY=y
	65	CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
	66	CONFIG_SYS_I2C_EEPROM_ADDR=0x53
	67	CONFIG_FSL_ESDHC=y
	68	CONFIG_MTD=y
	69	CONFIG_SPI_FLASH_ATMEL=y
	70	CONFIG_SPI_FLASH_STMICRO=y
	71	CONFIG_PHY_ATHEROS=y
	72	CONFIG_DM_MDIO=y
	73	CONFIG_PHY_GIGE=y
	74	CONFIG_E1000=y
	75	CONFIG_MII=y
	76	CONFIG_TSEC_ENET=y
	77	CONFIG_NVME_PCI=y
	78	CONFIG_PCIE_LAYERSCAPE_RC=y
	79	CONFIG_DM_SCSI=y
	80	CONFIG_SYS_NS16550_SERIAL=y
	81	CONFIG_SPI=y
	82	CONFIG_DM_SPI=y
	83	CONFIG_FSL_DSPI=y
	84	CONFIG_FSL_QSPI=y
	85	CONFIG_USB=y
	86	CONFIG_USB_XHCI_HCD=y
	87	CONFIG_USB_XHCI_DWC3=y