]> Git Repo - J-u-boot.git/blame_incremental - configs/P1020RDB-PC_36BIT_NAND_defconfig
arm: bcmbca: add bcm63146 SoC support
[J-u-boot.git] / configs / P1020RDB-PC_36BIT_NAND_defconfig
... / ...
CommitLineData
1CONFIG_PPC=y
2CONFIG_SYS_TEXT_BASE=0x11000000
3CONFIG_SYS_MALLOC_LEN=0x100000
4CONFIG_ENV_SIZE=0x4000
5CONFIG_ENV_OFFSET=0x100000
6CONFIG_DEFAULT_DEVICE_TREE="p1020rdb-pc_36b"
7CONFIG_SPL_TEXT_BASE=0xFF800000
8CONFIG_SPL_SERIAL=y
9CONFIG_TPL_TEXT_BASE=0xF8F80000
10CONFIG_TPL_LIBCOMMON_SUPPORT=y
11CONFIG_TPL_LIBGENERIC_SUPPORT=y
12CONFIG_TPL_SERIAL=y
13CONFIG_SPL=y
14CONFIG_TPL_MAX_SIZE=0x20000
15CONFIG_MPC85xx=y
16# CONFIG_CMD_ERRATA is not set
17CONFIG_TARGET_P1020RDB_PC=y
18CONFIG_ENABLE_36BIT_PHYS=y
19CONFIG_SYS_MPC85XX_NO_RESETVEC=y
20CONFIG_TPL_SYS_MPC85XX_NO_RESETVEC=y
21CONFIG_PCIE1=y
22CONFIG_PCIE2=y
23CONFIG_PHYS_64BIT=y
24CONFIG_MP=y
25CONFIG_FIT=y
26CONFIG_FIT_VERBOSE=y
27CONFIG_OF_BOARD_SETUP=y
28CONFIG_OF_STDOUT_VIA_ALIAS=y
29CONFIG_TPL_SYS_MONITOR_BASE=0xF8F80000
30CONFIG_BOOTDELAY=10
31CONFIG_USE_BOOTCOMMAND=y
32CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/$bdev rw rootdelay=30 console=$consoledev,$baudrate $othbootargs;usb start;ext2load usb 0:1 $loadaddr /boot/$bootfile;ext2load usb 0:1 $fdtaddr /boot/$fdtfile;bootm $loadaddr - $fdtaddr"
33CONFIG_BOARD_EARLY_INIT_F=y
34CONFIG_BOARD_EARLY_INIT_R=y
35# CONFIG_MISC_INIT_R is not set
36# CONFIG_SPL_FRAMEWORK is not set
37CONFIG_SPL_MAX_SIZE=0x1000
38CONFIG_SPL_NAND_BOOT=y
39CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
40CONFIG_SPL_INIT_MINIMAL=y
41CONFIG_SPL_FLUSH_IMAGE=y
42CONFIG_SPL_RELOC_TEXT_BASE=0xf8fbe000
43CONFIG_SPL_RELOC_STACK=0xf8fbfff0
44CONFIG_TPL_GD_ADDR=0xf8fac000
45CONFIG_TPL_RELOC_TEXT_BASE=0xf8f80000
46CONFIG_TPL_RELOC_STACK=0xf8fb0000
47CONFIG_TPL_RELOC_MALLOC=y
48CONFIG_TPL_RELOC_MALLOC_ADDR=0xf8fb4000
49CONFIG_TPL_RELOC_MALLOC_SIZE=0xc000
50CONFIG_SPL_NAND_SUPPORT=y
51CONFIG_SPL_TARGET="u-boot-with-spl.bin"
52CONFIG_TPL=y
53CONFIG_TPL_ENV_SUPPORT=y
54CONFIG_TPL_I2C=y
55CONFIG_TPL_MPC8XXX_INIT_DDR=y
56CONFIG_TPL_NAND_SUPPORT=y
57CONFIG_HUSH_PARSER=y
58# CONFIG_AUTO_COMPLETE is not set
59CONFIG_SYS_PBSIZE=276
60CONFIG_CMD_IMLS=y
61CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
62CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
63CONFIG_CMD_I2C=y
64CONFIG_CMD_MMC=y
65CONFIG_CMD_USB=y
66CONFIG_CMD_MII=y
67CONFIG_CMD_PING=y
68# CONFIG_CMD_HASH is not set
69CONFIG_CMD_EXT2=y
70CONFIG_CMD_FAT=y
71CONFIG_OF_CONTROL=y
72CONFIG_ENV_OVERWRITE=y
73CONFIG_ENV_IS_IN_NAND=y
74CONFIG_ENV_RANGE=0xc000
75CONFIG_SYS_RELOC_GD_ENV_ADDR=y
76CONFIG_USE_BOOTFILE=y
77CONFIG_BOOTFILE="uImage"
78CONFIG_USE_ETHPRIME=y
79CONFIG_ETHPRIME="eTSEC1"
80CONFIG_LBA48=y
81CONFIG_DDR_CLK_FREQ=66666666
82CONFIG_SYS_SPD_BUS_NUM=1
83CONFIG_CHIP_SELECTS_PER_CTRL=1
84CONFIG_SYS_DDR_RAW_TIMING=y
85CONFIG_SYS_BR0_PRELIM_BOOL=y
86CONFIG_SYS_BR0_PRELIM=0xFF800C21
87CONFIG_SYS_OR0_PRELIM=0xFFFF8396
88CONFIG_SYS_BR1_PRELIM_BOOL=y
89CONFIG_SYS_BR1_PRELIM=0xEF001001
90CONFIG_SYS_OR1_PRELIM=0xFC000FF7
91CONFIG_SYS_BR2_PRELIM_BOOL=y
92CONFIG_SYS_BR2_PRELIM=0xFFB00801
93CONFIG_SYS_OR2_PRELIM=0xFFFE09FF
94CONFIG_SYS_BR3_PRELIM_BOOL=y
95CONFIG_SYS_BR3_PRELIM=0xFFA00801
96CONFIG_SYS_OR3_PRELIM=0xFFF009F7
97CONFIG_TPL_COMMON_INIT_DDR=y
98CONFIG_DM_I2C=y
99CONFIG_SPL_SYS_I2C_LEGACY=y
100CONFIG_TPL_SYS_I2C_LEGACY=y
101CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
102CONFIG_SYS_I2C_FSL=y
103CONFIG_SYS_FSL_I2C_OFFSET=0x3000
104CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
105CONFIG_SYS_FSL_I2C2_OFFSET=0x3100
106CONFIG_SYS_I2C_EEPROM_ADDR=0x52
107CONFIG_FSL_ESDHC=y
108CONFIG_MTD=y
109CONFIG_MTD_NOR_FLASH=y
110CONFIG_FLASH_CFI_DRIVER=y
111CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
112CONFIG_SYS_FLASH_EMPTY_INFO=y
113CONFIG_SYS_FLASH_CFI=y
114CONFIG_SYS_FLASH_QUIET_TEST=y
115CONFIG_SYS_MAX_FLASH_SECT=128
116CONFIG_MTD_RAW_NAND=y
117CONFIG_NAND_FSL_ELBC=y
118CONFIG_SYS_NAND_BLOCK_SIZE=0x4000
119CONFIG_SYS_NAND_U_BOOT_LOCATIONS=y
120CONFIG_SYS_NAND_U_BOOT_OFFS=0x20000
121CONFIG_DM_SPI_FLASH=y
122CONFIG_SF_DEFAULT_SPEED=10000000
123CONFIG_SPI_FLASH_SPANSION=y
124CONFIG_PHY_ATHEROS=y
125CONFIG_PHY_BROADCOM=y
126CONFIG_PHY_DAVICOM=y
127CONFIG_PHY_LXT=y
128CONFIG_PHY_MARVELL=y
129CONFIG_PHY_NATSEMI=y
130CONFIG_PHY_REALTEK=y
131CONFIG_PHY_SMSC=y
132CONFIG_PHY_VITESSE=y
133CONFIG_PHY_FIXED=y
134CONFIG_DM_MDIO=y
135CONFIG_PHY_GIGE=y
136CONFIG_E1000=y
137CONFIG_MII=y
138CONFIG_TSEC_ENET=y
139CONFIG_PCIE_FSL=y
140CONFIG_DM_RTC=y
141CONFIG_SYS_NS16550=y
142CONFIG_SPI=y
143CONFIG_DM_SPI=y
144CONFIG_FSL_ESPI=y
145CONFIG_USB=y
146CONFIG_USB_EHCI_FSL=y
147CONFIG_USB_MAX_CONTROLLER_COUNT=2
148CONFIG_USB_STORAGE=y
149CONFIG_ADDR_MAP=y
This page took 0.023014 seconds and 4 git commands to generate.