]>
Commit | Line | Data |
---|---|---|
1 | CONFIG_PPC=y | |
2 | CONFIG_SYS_TEXT_BASE=0x11000000 | |
3 | CONFIG_SYS_MALLOC_LEN=0x100000 | |
4 | CONFIG_SPL_LIBCOMMON_SUPPORT=y | |
5 | CONFIG_SPL_LIBGENERIC_SUPPORT=y | |
6 | CONFIG_ENV_SIZE=0x2000 | |
7 | CONFIG_ENV_OFFSET=0x0 | |
8 | CONFIG_DEFAULT_DEVICE_TREE="p1020rdb-pc" | |
9 | CONFIG_SPL_TEXT_BASE=0xf8f80000 | |
10 | CONFIG_SPL_MMC=y | |
11 | CONFIG_SPL_SERIAL=y | |
12 | CONFIG_SPL=y | |
13 | CONFIG_MPC85xx=y | |
14 | # CONFIG_CMD_ERRATA is not set | |
15 | CONFIG_TARGET_P1020RDB_PC=y | |
16 | CONFIG_ENABLE_36BIT_PHYS=y | |
17 | CONFIG_SYS_MPC85XX_NO_RESETVEC=y | |
18 | CONFIG_SPL_SYS_MPC85XX_NO_RESETVEC=y | |
19 | CONFIG_PCIE1=y | |
20 | CONFIG_PCIE2=y | |
21 | CONFIG_MP=y | |
22 | CONFIG_FIT=y | |
23 | CONFIG_FIT_VERBOSE=y | |
24 | CONFIG_OF_BOARD_SETUP=y | |
25 | CONFIG_OF_STDOUT_VIA_ALIAS=y | |
26 | CONFIG_SPL_SYS_MONITOR_BASE=0xF8F80000 | |
27 | CONFIG_FSL_FIXED_MMC_LOCATION=y | |
28 | CONFIG_BOOTDELAY=10 | |
29 | CONFIG_USE_BOOTCOMMAND=y | |
30 | CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/$bdev rw rootdelay=30 console=$consoledev,$baudrate $othbootargs;usb start;ext2load usb 0:1 $loadaddr /boot/$bootfile;ext2load usb 0:1 $fdtaddr /boot/$fdtfile;bootm $loadaddr - $fdtaddr" | |
31 | CONFIG_BOARD_EARLY_INIT_F=y | |
32 | CONFIG_BOARD_EARLY_INIT_R=y | |
33 | # CONFIG_MISC_INIT_R is not set | |
34 | # CONFIG_SPL_FRAMEWORK is not set | |
35 | CONFIG_SPL_MAX_SIZE=0x20000 | |
36 | CONFIG_SPL_MMC_BOOT=y | |
37 | CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y | |
38 | CONFIG_SPL_FLUSH_IMAGE=y | |
39 | CONFIG_SPL_GD_ADDR=0xf8f9c000 | |
40 | CONFIG_SPL_RELOC_STACK=0xf8f9d000 | |
41 | CONFIG_SPL_RELOC_MALLOC=y | |
42 | CONFIG_SPL_RELOC_MALLOC_ADDR=0xf8fa5000 | |
43 | CONFIG_SPL_RELOC_MALLOC_SIZE=0x1b000 | |
44 | CONFIG_SPL_ENV_SUPPORT=y | |
45 | CONFIG_SPL_I2C=y | |
46 | CONFIG_SPL_MPC8XXX_INIT_DDR=y | |
47 | CONFIG_SPL_TARGET="u-boot-with-spl.bin" | |
48 | CONFIG_HUSH_PARSER=y | |
49 | # CONFIG_AUTO_COMPLETE is not set | |
50 | CONFIG_SYS_PBSIZE=276 | |
51 | CONFIG_CMD_IMLS=y | |
52 | CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3 | |
53 | CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5 | |
54 | CONFIG_CMD_I2C=y | |
55 | CONFIG_CMD_MMC=y | |
56 | CONFIG_CMD_USB=y | |
57 | CONFIG_CMD_MII=y | |
58 | CONFIG_CMD_PING=y | |
59 | # CONFIG_CMD_HASH is not set | |
60 | CONFIG_CMD_EXT2=y | |
61 | CONFIG_CMD_FAT=y | |
62 | CONFIG_OF_CONTROL=y | |
63 | CONFIG_ENV_OVERWRITE=y | |
64 | CONFIG_ENV_IS_IN_MMC=y | |
65 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y | |
66 | CONFIG_USE_BOOTFILE=y | |
67 | CONFIG_BOOTFILE="uImage" | |
68 | CONFIG_USE_ETHPRIME=y | |
69 | CONFIG_ETHPRIME="eTSEC1" | |
70 | CONFIG_DM=y | |
71 | CONFIG_LBA48=y | |
72 | CONFIG_DDR_CLK_FREQ=66666666 | |
73 | CONFIG_SYS_SPD_BUS_NUM=1 | |
74 | CONFIG_CHIP_SELECTS_PER_CTRL=1 | |
75 | CONFIG_SYS_DDR_RAW_TIMING=y | |
76 | CONFIG_SYS_BR0_PRELIM_BOOL=y | |
77 | CONFIG_SYS_BR0_PRELIM=0xEF001001 | |
78 | CONFIG_SYS_OR0_PRELIM=0xFC000FF7 | |
79 | CONFIG_SYS_BR2_PRELIM_BOOL=y | |
80 | CONFIG_SYS_BR2_PRELIM=0xFFB00801 | |
81 | CONFIG_SYS_OR2_PRELIM=0xFFFE09FF | |
82 | CONFIG_SYS_BR3_PRELIM_BOOL=y | |
83 | CONFIG_SYS_BR3_PRELIM=0xFFA00801 | |
84 | CONFIG_SYS_OR3_PRELIM=0xFFF009F7 | |
85 | CONFIG_SPL_COMMON_INIT_DDR=y | |
86 | CONFIG_DM_I2C=y | |
87 | CONFIG_SPL_SYS_I2C_LEGACY=y | |
88 | CONFIG_I2C_SET_DEFAULT_BUS_NUM=y | |
89 | CONFIG_SYS_I2C_FSL=y | |
90 | CONFIG_SYS_FSL_I2C_OFFSET=0x3000 | |
91 | CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y | |
92 | CONFIG_SYS_FSL_I2C2_OFFSET=0x3100 | |
93 | CONFIG_SYS_I2C_EEPROM_ADDR=0x52 | |
94 | CONFIG_FSL_ESDHC=y | |
95 | CONFIG_MTD=y | |
96 | CONFIG_MTD_NOR_FLASH=y | |
97 | CONFIG_FLASH_CFI_DRIVER=y | |
98 | CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y | |
99 | CONFIG_SYS_FLASH_EMPTY_INFO=y | |
100 | CONFIG_SYS_FLASH_CFI=y | |
101 | CONFIG_SYS_FLASH_QUIET_TEST=y | |
102 | CONFIG_SYS_MAX_FLASH_SECT=128 | |
103 | CONFIG_DM_SPI_FLASH=y | |
104 | CONFIG_SF_DEFAULT_SPEED=10000000 | |
105 | CONFIG_SPI_FLASH_SPANSION=y | |
106 | CONFIG_PHY_ATHEROS=y | |
107 | CONFIG_PHY_BROADCOM=y | |
108 | CONFIG_PHY_DAVICOM=y | |
109 | CONFIG_PHY_LXT=y | |
110 | CONFIG_PHY_MARVELL=y | |
111 | CONFIG_PHY_NATSEMI=y | |
112 | CONFIG_PHY_REALTEK=y | |
113 | CONFIG_PHY_SMSC=y | |
114 | CONFIG_PHY_VITESSE=y | |
115 | CONFIG_PHY_FIXED=y | |
116 | CONFIG_DM_MDIO=y | |
117 | CONFIG_PHY_GIGE=y | |
118 | CONFIG_E1000=y | |
119 | CONFIG_MII=y | |
120 | CONFIG_TSEC_ENET=y | |
121 | CONFIG_PCIE_FSL=y | |
122 | CONFIG_DM_RTC=y | |
123 | CONFIG_SYS_NS16550=y | |
124 | CONFIG_SPI=y | |
125 | CONFIG_DM_SPI=y | |
126 | CONFIG_FSL_ESPI=y | |
127 | CONFIG_USB=y | |
128 | CONFIG_USB_EHCI_FSL=y | |
129 | CONFIG_USB_MAX_CONTROLLER_COUNT=2 | |
130 | CONFIG_USB_STORAGE=y |