]> Git Repo - J-u-boot.git/blame - configs/T2080RDB_revD_SPIFLASH_defconfig
Convert CONFIG_RAMBOOT_PBL et al to Kconfig
[J-u-boot.git] / configs / T2080RDB_revD_SPIFLASH_defconfig
CommitLineData
13ea307f
CG
1CONFIG_PPC=y
2CONFIG_SYS_TEXT_BASE=0x00201000
3CONFIG_SPL_LIBCOMMON_SUPPORT=y
4CONFIG_SPL_LIBGENERIC_SUPPORT=y
5CONFIG_SYS_MEMTEST_START=0x00200000
6CONFIG_SYS_MEMTEST_END=0x00400000
7CONFIG_ENV_SIZE=0x2000
8CONFIG_ENV_OFFSET=0x100000
9CONFIG_ENV_SECT_SIZE=0x10000
2bba7807 10CONFIG_DEFAULT_DEVICE_TREE="t2080rdb"
13ea307f
CG
11CONFIG_SPL_TEXT_BASE=0xFFFD8000
12CONFIG_SPL_SERIAL_SUPPORT=y
9ca00684 13CONFIG_SPL_DRIVERS_MISC=y
13ea307f
CG
14CONFIG_SPL=y
15CONFIG_SPL_SPI_FLASH_SUPPORT=y
16CONFIG_SPL_SPI_SUPPORT=y
13ea307f
CG
17CONFIG_MPC85xx=y
18CONFIG_TARGET_T2080RDB=y
19CONFIG_T2080RDB_REV_D=y
20CONFIG_FIT=y
21CONFIG_FIT_VERBOSE=y
22CONFIG_OF_BOARD_SETUP=y
23CONFIG_OF_STDOUT_VIA_ALIAS=y
d8ef01e9
TR
24CONFIG_SYS_EXTRA_OPTIONS="SPIFLASH"
25CONFIG_RAMBOOT_PBL=y
26CONFIG_SYS_FSL_PBL_PBI="board/freescale/t208xrdb/t2080_pbi.cfg"
27CONFIG_SYS_FSL_PBL_RCW="board/freescale/t208xrdb/t2080_spi_rcw.cfg"
13ea307f
CG
28CONFIG_BOOTDELAY=10
29CONFIG_BOARD_EARLY_INIT_R=y
30# CONFIG_SPL_FRAMEWORK is not set
31CONFIG_SPL_SPI_BOOT=y
32CONFIG_SPL_FSL_PBL=y
33CONFIG_SPL_ENV_SUPPORT=y
975e7cf3 34CONFIG_SPL_I2C=y
13ea307f
CG
35CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT=y
36CONFIG_HUSH_PARSER=y
37CONFIG_CMD_IMLS=y
88cd7d0e 38CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
13ea307f
CG
39CONFIG_CMD_MEMTEST=y
40CONFIG_SYS_ALT_MEMTEST=y
41CONFIG_CMD_DM=y
42CONFIG_CMD_I2C=y
43CONFIG_CMD_MMC=y
44CONFIG_CMD_USB=y
45CONFIG_CMD_DHCP=y
46CONFIG_CMD_MII=y
47CONFIG_CMD_PING=y
48CONFIG_MP=y
49CONFIG_CMD_EXT2=y
50CONFIG_CMD_FAT=y
51CONFIG_CMD_MTDPARTS=y
52CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
53CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.1:1m(uboot),5m(kernel),128k(dtb),-(user)"
54# CONFIG_CMD_IRQ is not set
55CONFIG_OF_CONTROL=y
56CONFIG_ENV_OVERWRITE=y
57CONFIG_ENV_IS_IN_SPI_FLASH=y
58CONFIG_DM=y
59CONFIG_FSL_CAAM=y
efb5dab7 60CONFIG_DDR_CLK_FREQ=133330000
95372165
TR
61CONFIG_DDR_ECC=y
62CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
13ea307f 63CONFIG_DM_I2C=y
55dabcc8 64CONFIG_SPL_SYS_I2C_LEGACY=y
fc8d3b9a 65CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
6d5d0c95
TR
66CONFIG_SYS_I2C_FSL=y
67CONFIG_SYS_FSL_I2C_OFFSET=0x118000
68CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
69CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
70CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
71CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
72CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
73CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
88cd7d0e 74CONFIG_SYS_I2C_EEPROM_ADDR=0x50
13ea307f
CG
75CONFIG_FSL_ESDHC=y
76CONFIG_MTD=y
77CONFIG_MTD_NOR_FLASH=y
78CONFIG_FLASH_CFI_DRIVER=y
79CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
80CONFIG_FLASH_CFI_MTD=y
81CONFIG_SYS_FLASH_CFI=y
82CONFIG_DM_SPI_FLASH=y
83CONFIG_SF_DEFAULT_MODE=0
84CONFIG_SF_DEFAULT_SPEED=10000000
85CONFIG_SPI_FLASH_STMICRO=y
86CONFIG_PHYLIB=y
87CONFIG_PHY_AQUANTIA=y
88CONFIG_PHY_CORTINA=y
89CONFIG_SYS_CORTINA_FW_IN_SPIFLASH=y
e99b1dfc 90CONFIG_CORTINA_FW_ADDR=0x120000
13ea307f
CG
91CONFIG_PHY_REALTEK=y
92CONFIG_DM_ETH=y
93CONFIG_DM_MDIO=y
94CONFIG_E1000=y
95CONFIG_FMAN_ENET=y
96CONFIG_MII=y
13ea307f
CG
97CONFIG_DM_PCI_COMPAT=y
98CONFIG_PCIE_FSL=y
99CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
100CONFIG_DM_RTC=y
101CONFIG_RTC_DS1307=y
102CONFIG_SYS_NS16550=y
103CONFIG_SPI=y
104CONFIG_DM_SPI=y
105CONFIG_FSL_ESPI=y
106CONFIG_USB=y
13ea307f
CG
107CONFIG_USB_STORAGE=y
108CONFIG_ADDR_MAP=y
109CONFIG_SYS_NUM_ADDR_MAP=64
This page took 0.080566 seconds and 4 git commands to generate.