[J-u-boot.git] / include / configs / mx53ppd.h

/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2011 Freescale Semiconductor, Inc.
 * Jason Liu <[email protected]>
 *
 * Configuration settings for Freescale MX53 low cost board.
 */

#ifndef __CONFIG_H
#define __CONFIG_H

#include <asm/arch/imx-regs.h>

#define CONSOLE_DEV	"ttymxc0"

#define CONFIG_CMDLINE_TAG
#define CONFIG_SETUP_MEMORY_TAGS
#define CONFIG_INITRD_TAG

#define CONFIG_SYS_FSL_CLK

/* Size of malloc() pool */
#define CONFIG_SYS_MALLOC_LEN		(10 * 1024 * 1024)

#define CONFIG_HW_WATCHDOG
#define CONFIG_IMX_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT_MSECS 8000

#define CONFIG_MISC_INIT_R
#define CONFIG_BOARD_LATE_INIT
#define CONFIG_REVISION_TAG

#define CONFIG_MXC_UART
#define CONFIG_MXC_UART_BASE	UART1_BASE

/* MMC Configs */
#define CONFIG_SYS_FSL_ESDHC_ADDR	0
#define CONFIG_SYS_FSL_ESDHC_NUM	2

/* Eth Configs */

#define CONFIG_FEC_MXC
#define IMX_FEC_BASE	FEC_BASE_ADDR
#define CONFIG_FEC_MXC_PHYADDR	0x1F

/* USB Configs */
#define CONFIG_USB_EHCI_MX5
#define CONFIG_USB_HOST_ETHER
#define CONFIG_USB_ETHER_ASIX
#define CONFIG_USB_ETHER_MCS7830
#define CONFIG_USB_ETHER_SMSC95XX
#define CONFIG_MXC_USB_PORT	1
#define CONFIG_MXC_USB_PORTSC	(PORT_PTS_UTMI | PORT_PTS_PTW)
#define CONFIG_MXC_USB_FLAGS	0

#define CONFIG_SYS_RTC_BUS_NUM		2
#define CONFIG_SYS_I2C_RTC_ADDR	0x30

/* I2C Configs */
#define CONFIG_SYS_I2C
#define CONFIG_SYS_I2C_MXC
#define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
#define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
#define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */

/* PMIC Controller */
#define CONFIG_POWER
#define CONFIG_POWER_I2C
#define CONFIG_DIALOG_POWER
#define CONFIG_POWER_FSL
#define CONFIG_POWER_FSL_MC13892
#define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR	0x48
#define CONFIG_SYS_FSL_PMIC_I2C_ADDR	0x8

/* allow to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE
#define CONFIG_BAUDRATE			115200

/* Command definition */

#define CONFIG_ETHPRIME		"FEC0"

#define CONFIG_LOADADDR		0x72000000	/* loadaddr env var */

#define PPD_CONFIG_NFS \
	"nfsserver=192.168.252.95\0" \
	"gatewayip=192.168.252.95\0" \
	"netmask=255.255.255.0\0" \
	"ipaddr=192.168.252.99\0" \
	"kernsize=0x2000\0" \
	"use_dhcp=0\0" \
	"nfsroot=/opt/springdale/rd\0" \
	"bootargs_nfs=setenv bootargs ${bootargs} root=/dev/nfs " \
		"${kern_ipconf} nfsroot=${nfsserver}:${nfsroot},v3,tcp rw\0" \
	"choose_ip=if test $use_dhcp = 1; then set kern_ipconf ip=dhcp; " \
		"set getcmd dhcp; else set kern_ipconf " \
		"ip=${ipaddr}:${nfsserver}:${gatewayip}:${netmask}::eth0:off; " \
		"set getcmd tftp; fi\0" \
	"nfs=run choose_ip setargs bootargs_nfs; ${getcmd} ${loadaddr} " \
		"${nfsserver}:${image}; bootm ${loadaddr}\0" \

#define CONFIG_EXTRA_ENV_SETTINGS \
	PPD_CONFIG_NFS \
	"image=/boot/fitImage\0" \
	"fdt_high=0xffffffff\0" \
	"dev=mmc\0" \
	"devnum=0\0" \
	"rootdev=mmcblk0p\0" \
	"quiet=quiet loglevel=0\0" \
	"console=" CONSOLE_DEV "\0" \
	"lvds=ldb\0" \
	"setargs=setenv bootargs ${lvds} jtag=on mem=2G " \
		"vt.global_cursor_default=0 bootcause=${bootcause} ${quiet} " \
		"console=${console} ${rtc_status}\0" \
	"bootargs_emmc=setenv bootargs root=/dev/${rootdev}${partnum} ro " \
		"rootwait ${bootargs}\0" \
	"doquiet=if ext2load ${dev} ${devnum}:5 0x7000A000 /boot/console; " \
		"then setenv quiet; fi\0" \
	"hasfirstboot=ext2load ${dev} ${devnum}:${partnum} 0x7000A000 " \
		"/boot/bootcause/firstboot\0" \
	"swappartitions=setexpr partnum 3 - ${partnum}\0" \
	"failbootcmd=" \
		"ppd_lcd_enable; " \
		"msg=\"Monitor failed to start.  " \
			"Try again, or contact GE Service for support.\"; " \
		"echo $msg; " \
		"setenv stdout vga; " \
		"echo \"\n\n\n\n    \" $msg; " \
		"setenv stdout serial; " \
		"mw.b 0x7000A000 0xbc; " \
		"mw.b 0x7000A001 0x00; " \
		"ext4write ${dev} ${devnum}:5 0x7000A000 /boot/failures 2\0" \
	"altbootcmd=" \
		"run doquiet; " \
		"setenv partnum 1; run hasfirstboot || setenv partnum 2; " \
		"run hasfirstboot || setenv partnum 0; " \
		"if test ${partnum} != 0; then " \
			"setenv bootcause REVERT; " \
			"run swappartitions loadimage doboot; " \
		"fi; " \
		"run failbootcmd\0" \
	"loadimage=" \
		"ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
	"doboot=" \
		"echo Booting from ${dev}:${devnum}:${partnum} ...; " \
		"run setargs; " \
		"run bootargs_emmc; " \
		"bootm ${loadaddr}\0" \
	"tryboot=" \
		"setenv partnum 1; run hasfirstboot || setenv partnum 2; " \
		"run loadimage || run swappartitions && run loadimage || " \
			"setenv partnum 0 && echo MISSING IMAGE;" \
		"run doboot; " \
		"run failbootcmd\0" \
	"video-mode=" \
		"lcd:800x480-24@60,monitor=lcd\0" \

#define CONFIG_MMCBOOTCOMMAND \
	"if mmc dev ${devnum}; then " \
		"run doquiet; " \
		"run tryboot; " \
	"fi; " \

#define CONFIG_BOOTCOMMAND CONFIG_MMCBOOTCOMMAND

#define CONFIG_ARP_TIMEOUT	200UL

/* Miscellaneous configurable options */
#define CONFIG_SYS_CBSIZE		1024	/* Console I/O Buffer Size */

#define CONFIG_SYS_MAXARGS	48	/* max number of command args */
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */

#define CONFIG_SYS_MEMTEST_START       0x70000000
#define CONFIG_SYS_MEMTEST_END         0x70010000

#define CONFIG_SYS_LOAD_ADDR		CONFIG_LOADADDR

/* Physical Memory Map */
#define PHYS_SDRAM_1			CSD0_BASE_ADDR
#define PHYS_SDRAM_1_SIZE		(gd->bd->bi_dram[0].size)
#define PHYS_SDRAM_2			CSD1_BASE_ADDR
#define PHYS_SDRAM_2_SIZE		(gd->bd->bi_dram[1].size)
#define PHYS_SDRAM_SIZE			(gd->ram_size)

#define CONFIG_SYS_SDRAM_BASE		(PHYS_SDRAM_1)
#define CONFIG_SYS_INIT_RAM_ADDR	(IRAM_BASE_ADDR)
#define CONFIG_SYS_INIT_RAM_SIZE	(IRAM_SIZE)

#define CONFIG_SYS_INIT_SP_OFFSET \
	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
#define CONFIG_SYS_INIT_SP_ADDR \
	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)

/* FLASH and environment organization */
#define CONFIG_ENV_OFFSET      (12 * 64 * 1024)
#define CONFIG_ENV_SIZE        (10 * 1024)
#define CONFIG_SYS_MMC_ENV_DEV 0

#define CONFIG_CMD_FUSE
#define CONFIG_FSL_IIM

#define CONFIG_SYS_I2C_SPEED	100000

/* I2C1 */
#define CONFIG_SYS_NUM_I2C_BUSES	9
#define CONFIG_SYS_I2C_MAX_HOPS		1
#define CONFIG_SYS_I2C_BUSES	{	{0, {I2C_NULL_HOP} }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 0} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 1} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 2} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 3} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 4} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 5} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 6} } }, \
					{0, {{I2C_MUX_PCA9547, 0x70, 7} } }, \
				}

#define CONFIG_BCH

/* Backlight Control */
#define CONFIG_PWM_IMX
#define CONFIG_IMX6_PWM_PER_CLK 66666000

/* Framebuffer and LCD */
#ifdef CONFIG_VIDEO
	#define CONFIG_VIDEO_IPUV3
#endif

#endif				/* __CONFIG_H */
Commit	Line	Data
83d290c5	1	/* SPDX-License-Identifier: GPL-2.0+ */
6b0071c1 PST	2	/*
	3	* Copyright (C) 2011 Freescale Semiconductor, Inc.
	4	* Jason Liu <[email protected]>
	5	*
	6	* Configuration settings for Freescale MX53 low cost board.
6b0071c1 PST	7	*/
	8
	9	#ifndef __CONFIG_H
	10	#define __CONFIG_H
	11
	12	#include <asm/arch/imx-regs.h>
	13
	14	#define CONSOLE_DEV "ttymxc0"
	15
	16	#define CONFIG_CMDLINE_TAG
	17	#define CONFIG_SETUP_MEMORY_TAGS
	18	#define CONFIG_INITRD_TAG
	19
	20	#define CONFIG_SYS_FSL_CLK
	21
	22	/* Size of malloc() pool */
	23	#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
	24
	25	#define CONFIG_HW_WATCHDOG
	26	#define CONFIG_IMX_WATCHDOG
	27	#define CONFIG_WATCHDOG_TIMEOUT_MSECS 8000
	28
	29	#define CONFIG_MISC_INIT_R
	30	#define CONFIG_BOARD_LATE_INIT
6b0071c1 PST	31	#define CONFIG_REVISION_TAG
	32
	33	#define CONFIG_MXC_UART
	34	#define CONFIG_MXC_UART_BASE UART1_BASE
	35
	36	/* MMC Configs */
6b0071c1 PST	37	#define CONFIG_SYS_FSL_ESDHC_ADDR 0
	38	#define CONFIG_SYS_FSL_ESDHC_NUM 2
	39
6b0071c1	40	/* Eth Configs */
6b0071c1 PST	41
	42	#define CONFIG_FEC_MXC
	43	#define IMX_FEC_BASE FEC_BASE_ADDR
	44	#define CONFIG_FEC_MXC_PHYADDR 0x1F
	45
	46	/* USB Configs */
	47	#define CONFIG_USB_EHCI_MX5
	48	#define CONFIG_USB_HOST_ETHER
	49	#define CONFIG_USB_ETHER_ASIX
	50	#define CONFIG_USB_ETHER_MCS7830
	51	#define CONFIG_USB_ETHER_SMSC95XX
	52	#define CONFIG_MXC_USB_PORT 1
	53	#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI \| PORT_PTS_PTW)
	54	#define CONFIG_MXC_USB_FLAGS 0
	55
	56	#define CONFIG_SYS_RTC_BUS_NUM 2
	57	#define CONFIG_SYS_I2C_RTC_ADDR 0x30
	58
	59	/* I2C Configs */
	60	#define CONFIG_SYS_I2C
	61	#define CONFIG_SYS_I2C_MXC
	62	#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
	63	#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
	64	#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
	65
	66	/* PMIC Controller */
	67	#define CONFIG_POWER
	68	#define CONFIG_POWER_I2C
	69	#define CONFIG_DIALOG_POWER
	70	#define CONFIG_POWER_FSL
	71	#define CONFIG_POWER_FSL_MC13892
	72	#define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
	73	#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
	74
	75	/* allow to overwrite serial and ethaddr */
	76	#define CONFIG_ENV_OVERWRITE
6b0071c1 PST	77	#define CONFIG_BAUDRATE 115200
	78
	79	/* Command definition */
6b0071c1 PST	80
	81	#define CONFIG_ETHPRIME "FEC0"
	82
	83	#define CONFIG_LOADADDR 0x72000000 /* loadaddr env var */
6b0071c1 PST	84
	85	#define PPD_CONFIG_NFS \
	86	"nfsserver=192.168.252.95\0" \
	87	"gatewayip=192.168.252.95\0" \
	88	"netmask=255.255.255.0\0" \
	89	"ipaddr=192.168.252.99\0" \
	90	"kernsize=0x2000\0" \
	91	"use_dhcp=0\0" \
	92	"nfsroot=/opt/springdale/rd\0" \
	93	"bootargs_nfs=setenv bootargs ${bootargs} root=/dev/nfs " \
	94	"${kern_ipconf} nfsroot=${nfsserver}:${nfsroot},v3,tcp rw\0" \
	95	"choose_ip=if test $use_dhcp = 1; then set kern_ipconf ip=dhcp; " \
	96	"set getcmd dhcp; else set kern_ipconf " \
	97	"ip=${ipaddr}:${nfsserver}:${gatewayip}:${netmask}::eth0:off; " \
	98	"set getcmd tftp; fi\0" \
	99	"nfs=run choose_ip setargs bootargs_nfs; ${getcmd} ${loadaddr} " \
	100	"${nfsserver}:${image}; bootm ${loadaddr}\0" \
	101
	102	#define CONFIG_EXTRA_ENV_SETTINGS \
	103	PPD_CONFIG_NFS \
6b0071c1 PST	104	"image=/boot/fitImage\0" \
	105	"fdt_high=0xffffffff\0" \
	106	"dev=mmc\0" \
	107	"devnum=0\0" \
	108	"rootdev=mmcblk0p\0" \
	109	"quiet=quiet loglevel=0\0" \
	110	"console=" CONSOLE_DEV "\0" \
	111	"lvds=ldb\0" \
	112	"setargs=setenv bootargs ${lvds} jtag=on mem=2G " \
	113	"vt.global_cursor_default=0 bootcause=${bootcause} ${quiet} " \
	114	"console=${console} ${rtc_status}\0" \
	115	"bootargs_emmc=setenv bootargs root=/dev/${rootdev}${partnum} ro " \
	116	"rootwait ${bootargs}\0" \
	117	"doquiet=if ext2load ${dev} ${devnum}:5 0x7000A000 /boot/console; " \
	118	"then setenv quiet; fi\0" \
	119	"hasfirstboot=ext2load ${dev} ${devnum}:${partnum} 0x7000A000 " \
	120	"/boot/bootcause/firstboot\0" \
	121	"swappartitions=setexpr partnum 3 - ${partnum}\0" \
	122	"failbootcmd=" \
	123	"ppd_lcd_enable; " \
	124	"msg=\"Monitor failed to start. " \
	125	"Try again, or contact GE Service for support.\"; " \
	126	"echo $msg; " \
	127	"setenv stdout vga; " \
	128	"echo \"\n\n\n\n \" $msg; " \
	129	"setenv stdout serial; " \
	130	"mw.b 0x7000A000 0xbc; " \
	131	"mw.b 0x7000A001 0x00; " \
	132	"ext4write ${dev} ${devnum}:5 0x7000A000 /boot/failures 2\0" \
	133	"altbootcmd=" \
	134	"run doquiet; " \
	135	"setenv partnum 1; run hasfirstboot \|\| setenv partnum 2; " \
	136	"run hasfirstboot \|\| setenv partnum 0; " \
	137	"if test ${partnum} != 0; then " \
	138	"setenv bootcause REVERT; " \
	139	"run swappartitions loadimage doboot; " \
	140	"fi; " \
	141	"run failbootcmd\0" \
	142	"loadimage=" \
	143	"ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
	144	"doboot=" \
	145	"echo Booting from ${dev}:${devnum}:${partnum} ...; " \
	146	"run setargs; " \
	147	"run bootargs_emmc; " \
	148	"bootm ${loadaddr}\0" \
	149	"tryboot=" \
	150	"setenv partnum 1; run hasfirstboot \|\| setenv partnum 2; " \
	151	"run loadimage \|\| run swappartitions && run loadimage \|\| " \
	152	"setenv partnum 0 && echo MISSING IMAGE;" \
	153	"run doboot; " \
	154	"run failbootcmd\0" \
	155	"video-mode=" \
	156	"lcd:800x480-24@60,monitor=lcd\0" \
	157
	158	#define CONFIG_MMCBOOTCOMMAND \
	159	"if mmc dev ${devnum}; then " \
	160	"run doquiet; " \
	161	"run tryboot; " \
	162	"fi; " \
	163
	164	#define CONFIG_BOOTCOMMAND CONFIG_MMCBOOTCOMMAND
	165
	166	#define CONFIG_ARP_TIMEOUT 200UL
	167
168	/* Miscellaneous configurable options */
6b0071c1 PST	169	#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
	170
	171	#define CONFIG_SYS_MAXARGS 48 /* max number of command args */
	172	#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
	173
	174	#define CONFIG_SYS_MEMTEST_START 0x70000000
	175	#define CONFIG_SYS_MEMTEST_END 0x70010000
	176
	177	#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
	178
6b0071c1	179	/* Physical Memory Map */
6b0071c1 PST	180	#define PHYS_SDRAM_1 CSD0_BASE_ADDR
	181	#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
	182	#define PHYS_SDRAM_2 CSD1_BASE_ADDR
	183	#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
	184	#define PHYS_SDRAM_SIZE (gd->ram_size)
	185
	186	#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
	187	#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
	188	#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
	189
	190	#define CONFIG_SYS_INIT_SP_OFFSET \
	191	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
	192	#define CONFIG_SYS_INIT_SP_ADDR \
	193	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
	194
	195	/* FLASH and environment organization */
d8b3ec4d NH	196	#define CONFIG_ENV_OFFSET (12 * 64 * 1024)
d8b3ec4d NH	197	#define CONFIG_ENV_SIZE (10 * 1024)
6b0071c1 PST	198	#define CONFIG_SYS_MMC_ENV_DEV 0
	199
	200	#define CONFIG_CMD_FUSE
	201	#define CONFIG_FSL_IIM
	202
	203	#define CONFIG_SYS_I2C_SPEED 100000
	204
	205	/* I2C1 */
	206	#define CONFIG_SYS_NUM_I2C_BUSES 9
	207	#define CONFIG_SYS_I2C_MAX_HOPS 1
	208	#define CONFIG_SYS_I2C_BUSES { {0, {I2C_NULL_HOP} }, \
	209	{0, {{I2C_MUX_PCA9547, 0x70, 0} } }, \
	210	{0, {{I2C_MUX_PCA9547, 0x70, 1} } }, \
	211	{0, {{I2C_MUX_PCA9547, 0x70, 2} } }, \
	212	{0, {{I2C_MUX_PCA9547, 0x70, 3} } }, \
	213	{0, {{I2C_MUX_PCA9547, 0x70, 4} } }, \
	214	{0, {{I2C_MUX_PCA9547, 0x70, 5} } }, \
	215	{0, {{I2C_MUX_PCA9547, 0x70, 6} } }, \
	216	{0, {{I2C_MUX_PCA9547, 0x70, 7} } }, \
	217	}
	218
	219	#define CONFIG_BCH
	220
6b0071c1 PST	221	/* Backlight Control */
	222	#define CONFIG_PWM_IMX
	223	#define CONFIG_IMX6_PWM_PER_CLK 66666000
	224
	225	/* Framebuffer and LCD */
	226	#ifdef CONFIG_VIDEO
	227	#define CONFIG_VIDEO_IPUV3
	228	#endif
	229
	230	#endif /* __CONFIG_H */