]>
Commit | Line | Data |
---|---|---|
6c0c958d MS |
1 | CONFIG_ARM=y |
2 | CONFIG_SYS_CONFIG_NAME="xilinx_zynqmp_zc1751_xm019_dc5" | |
3 | CONFIG_ARCH_ZYNQMP=y | |
2e0583b6 | 4 | CONFIG_SYS_TEXT_BASE=0x8000000 |
59e88056 | 5 | CONFIG_SYS_MALLOC_F_LEN=0x8000 |
734bf172 | 6 | CONFIG_SPL=y |
a4d88920 | 7 | CONFIG_IDENT_STRING=" Xilinx ZynqMP ZC1751 xm019 dc5" |
6c0c958d | 8 | CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm019-dc5" |
96894d3a | 9 | CONFIG_DEBUG_UART=y |
3337e3af | 10 | CONFIG_DISTRO_DEFAULTS=y |
6c0c958d MS |
11 | CONFIG_FIT=y |
12 | CONFIG_FIT_VERBOSE=y | |
0c1b02a7 | 13 | CONFIG_SPL_LOAD_FIT=y |
19a97475 | 14 | # CONFIG_DISPLAY_CPUINFO is not set |
84351792 | 15 | # CONFIG_DISPLAY_BOARDINFO is not set |
02ddc147 | 16 | CONFIG_BOARD_EARLY_INIT_R=y |
c20ae2ff | 17 | CONFIG_SPL_OS_BOOT=y |
a92268fd MS |
18 | CONFIG_SPL_RAM_SUPPORT=y |
19 | CONFIG_SPL_RAM_DEVICE=y | |
5e3cac50 | 20 | CONFIG_SPL_ATF=y |
6c0c958d | 21 | CONFIG_SYS_PROMPT="ZynqMP> " |
6c0c958d | 22 | CONFIG_CMD_MEMTEST=y |
e89f8aae | 23 | CONFIG_SYS_ALT_MEMTEST=y |
1ab89647 | 24 | CONFIG_CMD_CLK=y |
6c0c958d | 25 | # CONFIG_CMD_FLASH is not set |
67e556df MS |
26 | CONFIG_CMD_FPGA_LOADBP=y |
27 | CONFIG_CMD_FPGA_LOADP=y | |
58ed7f66 | 28 | CONFIG_CMD_I2C=y |
88663126 | 29 | CONFIG_CMD_MMC=y |
6c0c958d | 30 | CONFIG_CMD_TFTPPUT=y |
6c0c958d MS |
31 | CONFIG_CMD_TIME=y |
32 | CONFIG_CMD_TIMER=y | |
89cb2b5f | 33 | CONFIG_CMD_EXT4_WRITE=y |
1acc0087 | 34 | # CONFIG_SPL_ISO_PARTITION is not set |
f3d1cc2f | 35 | CONFIG_SPL_OF_CONTROL=y |
6c0c958d | 36 | CONFIG_OF_EMBED=y |
5dc4dfd2 | 37 | CONFIG_ENV_IS_IN_FAT=y |
3c70349f | 38 | CONFIG_SPL_DM=y |
f3d1cc2f | 39 | CONFIG_SPL_DM_SEQ_ALIAS=y |
ee4983f7 | 40 | CONFIG_CLK_ZYNQMP=y |
6b245014 SDPP |
41 | CONFIG_FPGA_XILINX=y |
42 | CONFIG_FPGA_ZYNQMPPL=y | |
aca5cd27 | 43 | CONFIG_DM_GPIO=y |
3c70349f | 44 | CONFIG_DM_I2C=y |
58ed7f66 | 45 | CONFIG_SYS_I2C_CADENCE=y |
25c7195d | 46 | CONFIG_MISC=y |
6c0c958d | 47 | CONFIG_DM_MMC=y |
e1ce61fb | 48 | CONFIG_MMC_SDHCI=y |
2e0583b6 | 49 | CONFIG_MMC_SDHCI_ZYNQ=y |
c7e36de6 MS |
50 | CONFIG_PHY_MARVELL=y |
51 | CONFIG_PHY_NATSEMI=y | |
52 | CONFIG_PHY_REALTEK=y | |
53 | CONFIG_PHY_TI=y | |
54 | CONFIG_PHY_VITESSE=y | |
55 | CONFIG_PHY_FIXED=y | |
6c0c958d | 56 | CONFIG_DM_ETH=y |
12e6c069 MS |
57 | CONFIG_PHY_GIGE=y |
58 | CONFIG_ZYNQ_GEM=y | |
96894d3a MS |
59 | CONFIG_DEBUG_UART_ZYNQ=y |
60 | CONFIG_DEBUG_UART_BASE=0xff000000 | |
61 | CONFIG_DEBUG_UART_CLOCK=100000000 | |
62 | CONFIG_DEBUG_UART_ANNOUNCE=y | |
809704eb | 63 | CONFIG_ZYNQ_SERIAL=y |
6a6187ef | 64 | CONFIG_EFI_LOADER_BOUNCE_BUFFER=y |