]>
Commit | Line | Data |
---|---|---|
0bc16c6a TS |
1 | CONFIG_ARM=y |
2 | CONFIG_SKIP_LOWLEVEL_INIT=y | |
3 | CONFIG_COUNTER_FREQUENCY=24000000 | |
4 | CONFIG_ARCH_ROCKCHIP=y | |
0bc16c6a TS |
5 | CONFIG_SPL_GPIO=y |
6 | CONFIG_NR_DRAM_BANKS=1 | |
0bc16c6a TS |
7 | CONFIG_SF_DEFAULT_SPEED=20000000 |
8 | CONFIG_ENV_OFFSET=0x3F8000 | |
bb969a82 | 9 | CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3328-nanopi-r2c-plus" |
0bc16c6a TS |
10 | CONFIG_DM_RESET=y |
11 | CONFIG_ROCKCHIP_RK3328=y | |
0bc16c6a TS |
12 | CONFIG_DEBUG_UART_BASE=0xFF130000 |
13 | CONFIG_DEBUG_UART_CLOCK=24000000 | |
14 | CONFIG_SYS_LOAD_ADDR=0x800800 | |
15 | CONFIG_DEBUG_UART=y | |
16 | # CONFIG_ANDROID_BOOT_IMAGE is not set | |
17 | CONFIG_FIT=y | |
18 | CONFIG_FIT_VERBOSE=y | |
55ecc23c | 19 | CONFIG_SPL_FIT_SIGNATURE=y |
0bc16c6a | 20 | CONFIG_SPL_LOAD_FIT=y |
55ecc23c | 21 | CONFIG_LEGACY_IMAGE_FORMAT=y |
0bc16c6a TS |
22 | CONFIG_DEFAULT_FDT_FILE="rockchip/rk3328-nanopi-r2c-plus.dtb" |
23 | # CONFIG_DISPLAY_CPUINFO is not set | |
24 | CONFIG_DISPLAY_BOARDINFO_LATE=y | |
0bc16c6a TS |
25 | CONFIG_SPL_MAX_SIZE=0x40000 |
26 | CONFIG_SPL_PAD_TO=0x7f8000 | |
0bc16c6a | 27 | # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set |
0bc16c6a TS |
28 | CONFIG_SPL_POWER=y |
29 | CONFIG_SPL_ATF=y | |
30 | CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y | |
0bc16c6a | 31 | CONFIG_CMD_BOOTZ=y |
55ecc23c | 32 | CONFIG_CMD_GPIO=y |
0bc16c6a TS |
33 | CONFIG_CMD_GPT=y |
34 | CONFIG_CMD_MMC=y | |
35 | CONFIG_CMD_USB=y | |
1bc4e8eb JK |
36 | CONFIG_CMD_ROCKUSB=y |
37 | CONFIG_CMD_USB_MASS_STORAGE=y | |
0bc16c6a TS |
38 | # CONFIG_CMD_SETEXPR is not set |
39 | CONFIG_CMD_TIME=y | |
55ecc23c | 40 | CONFIG_CMD_REGULATOR=y |
0bc16c6a TS |
41 | CONFIG_SPL_OF_CONTROL=y |
42 | CONFIG_TPL_OF_CONTROL=y | |
43 | CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" | |
44 | CONFIG_TPL_OF_PLATDATA=y | |
45 | CONFIG_ENV_IS_IN_MMC=y | |
46 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y | |
47 | CONFIG_SYS_MMC_ENV_DEV=1 | |
0bc16c6a | 48 | CONFIG_TPL_DM=y |
55ecc23c | 49 | CONFIG_SPL_DM_SEQ_ALIAS=y |
0bc16c6a TS |
50 | CONFIG_REGMAP=y |
51 | CONFIG_SPL_REGMAP=y | |
52 | CONFIG_TPL_REGMAP=y | |
53 | CONFIG_SYSCON=y | |
54 | CONFIG_SPL_SYSCON=y | |
55 | CONFIG_TPL_SYSCON=y | |
56 | CONFIG_CLK=y | |
57 | CONFIG_SPL_CLK=y | |
58 | CONFIG_FASTBOOT_BUF_ADDR=0x800800 | |
59 | CONFIG_FASTBOOT_CMD_OEM_FORMAT=y | |
60 | CONFIG_ROCKCHIP_GPIO=y | |
61 | CONFIG_SYS_I2C_ROCKCHIP=y | |
0bc16c6a TS |
62 | CONFIG_MMC_DW=y |
63 | CONFIG_MMC_DW_ROCKCHIP=y | |
55ecc23c JK |
64 | CONFIG_PHY_MOTORCOMM=y |
65 | CONFIG_PHY_REALTEK=y | |
66 | CONFIG_DM_MDIO=y | |
67 | CONFIG_DM_ETH_PHY=y | |
68 | CONFIG_PHY_GIGE=y | |
0bc16c6a TS |
69 | CONFIG_ETH_DESIGNWARE=y |
70 | CONFIG_GMAC_ROCKCHIP=y | |
71 | CONFIG_PHY_ROCKCHIP_INNO_USB2=y | |
72 | CONFIG_PINCTRL=y | |
73 | CONFIG_SPL_PINCTRL=y | |
74 | CONFIG_DM_PMIC=y | |
75 | CONFIG_PMIC_RK8XX=y | |
0bc16c6a | 76 | CONFIG_SPL_DM_REGULATOR=y |
0bc16c6a TS |
77 | CONFIG_DM_REGULATOR_FIXED=y |
78 | CONFIG_SPL_DM_REGULATOR_FIXED=y | |
55ecc23c JK |
79 | CONFIG_DM_REGULATOR_GPIO=y |
80 | CONFIG_SPL_DM_REGULATOR_GPIO=y | |
0bc16c6a TS |
81 | CONFIG_REGULATOR_RK8XX=y |
82 | CONFIG_PWM_ROCKCHIP=y | |
83 | CONFIG_RAM=y | |
84 | CONFIG_SPL_RAM=y | |
85 | CONFIG_TPL_RAM=y | |
55ecc23c JK |
86 | CONFIG_DM_RNG=y |
87 | CONFIG_RNG_ROCKCHIP=y | |
0bc16c6a TS |
88 | CONFIG_BAUDRATE=1500000 |
89 | CONFIG_DEBUG_UART_SHIFT=2 | |
90 | CONFIG_SYS_NS16550_MEM32=y | |
91 | CONFIG_SYSINFO=y | |
92 | CONFIG_SYSRESET=y | |
93 | # CONFIG_TPL_SYSRESET is not set | |
94 | CONFIG_USB=y | |
1bc4e8eb | 95 | CONFIG_DM_USB_GADGET=y |
0bc16c6a | 96 | CONFIG_USB_XHCI_HCD=y |
1bc4e8eb | 97 | CONFIG_USB_XHCI_DWC3=y |
0bc16c6a TS |
98 | CONFIG_USB_EHCI_HCD=y |
99 | CONFIG_USB_EHCI_GENERIC=y | |
100 | CONFIG_USB_OHCI_HCD=y | |
101 | CONFIG_USB_OHCI_GENERIC=y | |
0bc16c6a TS |
102 | CONFIG_USB_DWC3=y |
103 | # CONFIG_USB_DWC3_GADGET is not set | |
0bc16c6a TS |
104 | CONFIG_USB_GADGET=y |
105 | CONFIG_USB_GADGET_DWC2_OTG=y | |
1bc4e8eb | 106 | CONFIG_USB_FUNCTION_ROCKUSB=y |
0bc16c6a TS |
107 | CONFIG_SPL_TINY_MEMSET=y |
108 | CONFIG_TPL_TINY_MEMSET=y | |
109 | CONFIG_ERRNO_STR=y |