]>
Commit | Line | Data |
---|---|---|
885fc03a AR |
1 | /* |
2 | * Bluewater Systems Snapper 9G45 module | |
3 | * | |
4 | * (C) Copyright 2011 Bluewater Systems | |
5 | * Author: Andre Renaud <[email protected]> | |
6 | * Author: Ryan Mallon <[email protected]> | |
7 | * | |
8 | * SPDX-License-Identifier: GPL-2.0+ | |
9 | */ | |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
14 | /* SoC type is defined in boards.cfg */ | |
15 | #include <asm/hardware.h> | |
16 | #include <linux/sizes.h> | |
17 | ||
18 | #define CONFIG_SYS_TEXT_BASE 0x73f00000 | |
19 | ||
20 | /* ARM asynchronous clock */ | |
21 | #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */ | |
22 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 | |
23 | ||
24 | /* CPU */ | |
25 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
26 | #define CONFIG_SETUP_MEMORY_TAGS | |
27 | #define CONFIG_INITRD_TAG | |
28 | #define CONFIG_SKIP_LOWLEVEL_INIT_ONLY | |
885fc03a AR |
29 | |
30 | /* SDRAM */ | |
31 | #define CONFIG_NR_DRAM_BANKS 1 | |
32 | #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS6 | |
33 | #define CONFIG_SYS_SDRAM_SIZE (128 * 1024 * 1024) /* 64MB */ | |
34 | #define CONFIG_SYS_INIT_SP_ADDR (ATMEL_BASE_SRAM + 0x1000 - \ | |
35 | GENERATED_GBL_DATA_SIZE) | |
36 | ||
37 | /* Mem test settings */ | |
38 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
39 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + (1024 * 1024)) | |
40 | ||
41 | /* NAND Flash */ | |
42 | #define CONFIG_NAND_ATMEL | |
43 | #define CONFIG_ATMEL_NAND_HWECC | |
44 | #define CONFIG_SYS_NAND_ECC_BASE ATMEL_BASE_ECC | |
45 | #define CONFIG_SYS_NO_FLASH | |
46 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
47 | #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3 | |
48 | #define CONFIG_SYS_NAND_DBW_8 | |
49 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) /* AD21 */ | |
50 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) /* AD22 */ | |
51 | #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 | |
52 | #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC8 | |
53 | ||
54 | /* Ethernet */ | |
55 | #define CONFIG_MACB | |
a212b66d | 56 | #define CONFIG_PHYLIB |
885fc03a AR |
57 | #define CONFIG_RMII |
58 | #define CONFIG_NET_RETRY_COUNT 20 | |
59 | #define CONFIG_RESET_PHY_R | |
60 | #define CONFIG_AT91_WANTS_COMMON_PHY | |
61 | #define CONFIG_TFTP_PORT | |
62 | #define CONFIG_TFTP_TSIZE | |
63 | ||
64 | /* USB */ | |
65 | #define CONFIG_USB_EHCI | |
66 | #define CONFIG_USB_EHCI_ATMEL | |
67 | #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2 | |
885fc03a AR |
68 | |
69 | /* MMC */ | |
885fc03a AR |
70 | #define CONFIG_GENERIC_MMC |
71 | #define CONFIG_GENERIC_ATMEL_MCI | |
72 | ||
73 | /* LCD */ | |
74 | #define CONFIG_ATMEL_LCD | |
885fc03a AR |
75 | #define CONFIG_GURNARD_SPLASH |
76 | ||
77 | #define CONFIG_ATMEL_SPI | |
78 | ||
79 | /* GPIOs and IO expander */ | |
80 | #define CONFIG_ATMEL_LEGACY | |
81 | #define CONFIG_AT91_GPIO | |
82 | #define CONFIG_AT91_GPIO_PULLUP 1 | |
83 | ||
84 | /* UARTs/Serial console */ | |
85 | #define CONFIG_ATMEL_USART | |
86 | #define CONFIG_BAUDRATE 115200 | |
87 | ||
88 | /* Boot options */ | |
89 | #define CONFIG_SYS_LOAD_ADDR 0x23000000 | |
885fc03a AR |
90 | |
91 | #define CONFIG_BOOTP_BOOTFILESIZE | |
92 | #define CONFIG_BOOTP_BOOTPATH | |
93 | #define CONFIG_BOOTP_GATEWAY | |
94 | #define CONFIG_BOOTP_HOSTNAME | |
95 | ||
96 | /* Environment settings */ | |
97 | #define CONFIG_ENV_IS_IN_NAND | |
98 | #define CONFIG_ENV_OFFSET (512 << 10) | |
99 | #define CONFIG_ENV_SIZE (256 << 10) | |
100 | #define CONFIG_ENV_OVERWRITE | |
101 | ||
102 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
103 | "ethaddr=00:00:00:00:00:00\0" \ | |
104 | "serial=0\0" \ | |
105 | "stdout=serial_atmel\0" \ | |
106 | "stderr=serial_atmel\0" \ | |
107 | "stdin=serial_atmel\0" \ | |
108 | "bootlimit=3\0" \ | |
109 | "loadaddr=0x71000000\0" \ | |
110 | "board_rev=2\0" \ | |
111 | "bootfile=/tftpboot/uImage\0" \ | |
112 | "bootargs_def=console=ttyS0,115200 panic=5 quiet lpj=997376\0" \ | |
113 | "nfsroot=/export/root\0" \ | |
114 | "boot_working=setenv bootargs $bootargs_def; nboot $loadaddr 0 0x20c0000 && bootm\0" \ | |
115 | "boot_safe=setenv bootargs $bootargs_def; nboot $loadaddr 0 0xc0000 && bootm\0" \ | |
116 | "boot_tftp=setenv bootargs $bootargs_def ip=any nfsroot=$nfsroot; setenv autoload y && bootp && bootm\0" \ | |
117 | "boot_usb=setenv bootargs $bootargs_def; usb start && usb storage && fatload usb 0:1 $loadaddr dds-xm200.bin && bootm\0" \ | |
118 | "boot_mmc=setenv bootargs $bootargs_def; mmc rescan && fatload mmc 0:1 $loadaddr dds-xm200.bin && bootm\0" \ | |
119 | "bootcmd=run boot_mmc ; run boot_usb ; run boot_working ; run boot_safe\0" \ | |
120 | "altbootcmd=run boot_mmc ; run boot_usb ; run boot_safe ; run boot_working\0" | |
121 | ||
122 | /* Console settings */ | |
123 | #define CONFIG_SYS_CBSIZE 256 | |
124 | #define CONFIG_SYS_MAXARGS 16 | |
125 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
126 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
127 | #define CONFIG_SYS_LONGHELP | |
128 | #define CONFIG_CMDLINE_EDITING | |
129 | #define CONFIG_AUTO_COMPLETE | |
885fc03a AR |
130 | |
131 | /* U-Boot memory settings */ | |
132 | #define CONFIG_SYS_MALLOC_LEN (1 << 20) | |
133 | ||
134 | /* Command line configuration */ | |
135 | #define CONFIG_CMD_PING | |
136 | #define CONFIG_CMD_DHCP | |
137 | #define CONFIG_CMD_FAT | |
138 | #define CONFIG_CMD_USB | |
139 | #define CONFIG_CMD_MII | |
140 | #define CONFIG_CMD_MMC | |
141 | #define CONFIG_CMD_NAND | |
142 | #define CONFIG_CMD_CACHE | |
885fc03a AR |
143 | |
144 | #endif /* __CONFIG_H */ |