]>
Commit | Line | Data |
---|---|---|
ddb56f37 | 1 | CONFIG_ARM=y |
ddb56f37 | 2 | CONFIG_ARCH_IMX8M=y |
98463903 | 3 | CONFIG_TEXT_BASE=0x40200000 |
bc305858 | 4 | CONFIG_SYS_MALLOC_LEN=0x2000000 |
bc305858 | 5 | CONFIG_SPL_GPIO=y |
ddb56f37 YCLP |
6 | CONFIG_SPL_LIBCOMMON_SUPPORT=y |
7 | CONFIG_SPL_LIBGENERIC_SUPPORT=y | |
ddb56f37 YCLP |
8 | CONFIG_NR_DRAM_BANKS=3 |
9 | CONFIG_ENV_SIZE=0x2000 | |
10 | CONFIG_ENV_OFFSET=0x400000 | |
11 | CONFIG_ENV_SECT_SIZE=0x10000 | |
bc305858 | 12 | CONFIG_IMX_CONFIG="board/advantech/imx8mp_rsb3720a1/imximage-8mp-lpddr4.cfg" |
ddb56f37 | 13 | CONFIG_DM_GPIO=y |
bc305858 | 14 | CONFIG_DEFAULT_DEVICE_TREE="imx8mp-rsb3720-a1" |
ddb56f37 YCLP |
15 | CONFIG_SPL_TEXT_BASE=0x920000 |
16 | CONFIG_TARGET_IMX8MP_RSB3720A1_6G=y | |
1247c35c | 17 | CONFIG_SYS_PROMPT="u-boot=> " |
ddb56f37 YCLP |
18 | CONFIG_SPL_MMC=y |
19 | CONFIG_SPL_SERIAL=y | |
20 | CONFIG_SPL_DRIVERS_MISC=y | |
fcb5117d | 21 | CONFIG_SPL_STACK=0x960000 |
ddb56f37 | 22 | CONFIG_SPL=y |
eb8eb317 | 23 | CONFIG_IMX_BOOTAUX=y |
ddb56f37 | 24 | CONFIG_SPL_IMX_ROMAPI_LOADADDR=0x48000000 |
d46e86d2 | 25 | CONFIG_SYS_LOAD_ADDR=0x40480000 |
ddb56f37 | 26 | CONFIG_DISTRO_DEFAULTS=y |
eb8eb317 | 27 | CONFIG_REMAKE_ELF=y |
08574ed3 | 28 | CONFIG_SYS_MONITOR_LEN=524288 |
ddb56f37 YCLP |
29 | CONFIG_FIT=y |
30 | CONFIG_FIT_EXTERNAL_OFFSET=0x3000 | |
31 | CONFIG_FIT_SIGNATURE=y | |
32 | CONFIG_SPL_LOAD_FIT=y | |
ddb56f37 YCLP |
33 | CONFIG_OF_BOARD_SETUP=y |
34 | CONFIG_OF_SYSTEM_SETUP=y | |
ddb56f37 YCLP |
35 | CONFIG_DEFAULT_FDT_FILE="imx8mp-rsb3720-a1.dtb" |
36 | CONFIG_ARCH_MISC_INIT=y | |
37 | CONFIG_BOARD_EARLY_INIT_F=y | |
38 | CONFIG_BOARD_LATE_INIT=y | |
ca8a329a | 39 | CONFIG_SPL_MAX_SIZE=0x26000 |
6600b355 TR |
40 | CONFIG_SPL_HAS_BSS_LINKER_SECTION=y |
41 | CONFIG_SPL_BSS_START_ADDR=0x98fc00 | |
9b5f9aeb | 42 | CONFIG_SPL_BSS_MAX_SIZE=0x400 |
ddb56f37 YCLP |
43 | CONFIG_SPL_BOARD_INIT=y |
44 | CONFIG_SPL_BOOTROM_SUPPORT=y | |
bc305858 | 45 | CONFIG_SPL_SYS_MALLOC_SIMPLE=y |
f113d7d3 | 46 | # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set |
10f6e4dc TR |
47 | CONFIG_SYS_SPL_MALLOC=y |
48 | CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y | |
49 | CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x42200000 | |
50 | CONFIG_SYS_SPL_MALLOC_SIZE=0x80000 | |
bc305858 TR |
51 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y |
52 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x300 | |
53 | CONFIG_SPL_I2C=y | |
54 | CONFIG_SPL_POWER=y | |
55 | CONFIG_SPL_WATCHDOG=y | |
cf493582 | 56 | CONFIG_SYS_MAXARGS=64 |
d31466b3 | 57 | CONFIG_SYS_CBSIZE=2048 |
d0ee7f29 | 58 | CONFIG_SYS_PBSIZE=2074 |
c45568cc | 59 | CONFIG_SYS_BOOTM_LEN=0x2000000 |
ddb56f37 YCLP |
60 | CONFIG_CMD_BOOTEFI_SELFTEST=y |
61 | CONFIG_CMD_ERASEENV=y | |
62 | CONFIG_CMD_NVEDIT_EFI=y | |
63 | CONFIG_CMD_EEPROM=y | |
64 | CONFIG_CMD_MEMTEST=y | |
65 | CONFIG_CMD_SHA1SUM=y | |
66 | CONFIG_CMD_BIND=y | |
67 | CONFIG_CMD_CLK=y | |
68 | CONFIG_CMD_DFU=y | |
69 | CONFIG_CMD_FUSE=y | |
70 | CONFIG_CMD_GPIO=y | |
71 | CONFIG_CMD_GPT=y | |
72 | CONFIG_CMD_I2C=y | |
73 | CONFIG_CMD_MMC=y | |
74 | CONFIG_CMD_READ=y | |
75 | CONFIG_CMD_SNTP=y | |
76 | CONFIG_CMD_BMP=y | |
77 | CONFIG_CMD_CACHE=y | |
78 | CONFIG_CMD_EFIDEBUG=y | |
79 | CONFIG_CMD_RTC=y | |
80 | CONFIG_CMD_TIME=y | |
81 | CONFIG_CMD_GETTIME=y | |
82 | CONFIG_CMD_TIMER=y | |
83 | CONFIG_CMD_REGULATOR=y | |
84 | CONFIG_CMD_EXT4_WRITE=y | |
85 | CONFIG_OF_CONTROL=y | |
86 | CONFIG_SPL_OF_CONTROL=y | |
87 | CONFIG_ENV_OVERWRITE=y | |
88 | CONFIG_ENV_IS_IN_MMC=y | |
89 | CONFIG_ENV_IS_IN_SPI_FLASH=y | |
90 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y | |
91 | CONFIG_SYS_MMC_ENV_DEV=2 | |
ddb56f37 | 92 | CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y |
0e14cdfa TR |
93 | CONFIG_USE_ETHPRIME=y |
94 | CONFIG_ETHPRIME="eth1" | |
ddb56f37 YCLP |
95 | CONFIG_NET_RANDOM_ETHADDR=y |
96 | CONFIG_SPL_DM=y | |
97 | CONFIG_REGMAP=y | |
98 | CONFIG_SYSCON=y | |
99 | CONFIG_CLK_COMPOSITE_CCF=y | |
100 | CONFIG_CLK_IMX8MP=y | |
101 | CONFIG_DFU_TFTP=y | |
102 | CONFIG_DFU_MMC=y | |
103 | CONFIG_DFU_RAM=y | |
104 | CONFIG_DFU_SF=y | |
105 | CONFIG_UDP_FUNCTION_FASTBOOT=y | |
106 | CONFIG_FASTBOOT_BUF_ADDR=0x42800000 | |
107 | CONFIG_FASTBOOT_BUF_SIZE=0x5000000 | |
108 | CONFIG_FASTBOOT_FLASH=y | |
109 | CONFIG_FASTBOOT_UUU_SUPPORT=y | |
110 | CONFIG_FASTBOOT_FLASH_MMC_DEV=2 | |
111 | CONFIG_MXC_GPIO=y | |
112 | CONFIG_DM_PCA953X=y | |
113 | CONFIG_DM_I2C=y | |
ddb56f37 YCLP |
114 | CONFIG_LED=y |
115 | CONFIG_LED_GPIO=y | |
116 | CONFIG_SUPPORT_EMMC_RPMB=y | |
117 | CONFIG_SUPPORT_EMMC_BOOT=y | |
118 | CONFIG_MMC_IO_VOLTAGE=y | |
119 | CONFIG_MMC_UHS_SUPPORT=y | |
120 | CONFIG_MMC_HS400_ES_SUPPORT=y | |
121 | CONFIG_MMC_HS400_SUPPORT=y | |
ddb56f37 YCLP |
122 | CONFIG_FSL_USDHC=y |
123 | CONFIG_DM_SPI_FLASH=y | |
124 | CONFIG_SF_DEFAULT_MODE=0 | |
125 | CONFIG_SF_DEFAULT_SPEED=40000000 | |
126 | CONFIG_SPI_FLASH_BAR=y | |
127 | CONFIG_SPI_FLASH_STMICRO=y | |
128 | CONFIG_SPI_FLASH_WINBOND=y | |
129 | CONFIG_PHY_REALTEK=y | |
bc305858 | 130 | CONFIG_DM_ETH_PHY=y |
ddb56f37 YCLP |
131 | CONFIG_PHY_GIGE=y |
132 | CONFIG_DWC_ETH_QOS=y | |
133 | CONFIG_DWC_ETH_QOS_IMX=y | |
134 | CONFIG_FEC_MXC=y | |
135 | CONFIG_MII=y | |
136 | CONFIG_PINCTRL=y | |
bc305858 | 137 | CONFIG_SPL_PINCTRL=y |
ddb56f37 | 138 | CONFIG_PINCTRL_IMX8M=y |
bc305858 TR |
139 | CONFIG_DM_PMIC=y |
140 | CONFIG_DM_PMIC_PCA9450=y | |
141 | CONFIG_SPL_DM_PMIC_PCA9450=y | |
ddb56f37 | 142 | CONFIG_DM_REGULATOR=y |
bc305858 | 143 | CONFIG_SPL_DM_REGULATOR=y |
ddb56f37 | 144 | CONFIG_DM_REGULATOR_FIXED=y |
bc305858 | 145 | CONFIG_SPL_DM_REGULATOR_FIXED=y |
ddb56f37 | 146 | CONFIG_DM_REGULATOR_GPIO=y |
bc305858 | 147 | CONFIG_SPL_DM_REGULATOR_GPIO=y |
ddb56f37 YCLP |
148 | CONFIG_DM_RTC=y |
149 | CONFIG_RTC_S35392A=y | |
fbc6b141 | 150 | CONFIG_DM_SERIAL=y |
ddb56f37 YCLP |
151 | CONFIG_MXC_UART=y |
152 | CONFIG_SPI=y | |
153 | CONFIG_DM_SPI=y | |
154 | CONFIG_SYSRESET=y | |
bc305858 | 155 | CONFIG_SPL_SYSRESET=y |
ddb56f37 | 156 | CONFIG_SYSRESET_PSCI=y |
bc305858 | 157 | CONFIG_SYSRESET_WATCHDOG=y |
ddb56f37 | 158 | CONFIG_DM_THERMAL=y |
b86986c7 | 159 | CONFIG_VIDEO=y |
ddb56f37 | 160 | CONFIG_SYS_WHITE_ON_BLACK=y |
bc305858 | 161 | CONFIG_IMX_WATCHDOG=y |
ddb56f37 YCLP |
162 | CONFIG_SHA384=y |
163 | CONFIG_LZO=y | |
164 | CONFIG_BZIP2=y | |
165 | CONFIG_OF_LIBFDT_OVERLAY=y | |
166 | CONFIG_EFI_SET_TIME=y | |
167 | CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y | |
168 | CONFIG_EFI_CAPSULE_ON_DISK=y | |
169 | CONFIG_EFI_CAPSULE_FIRMWARE_FIT=y | |
170 | CONFIG_EFI_SECURE_BOOT=y |