]>
Commit | Line | Data |
---|---|---|
1c1b7c37 LP |
1 | /* |
2 | * pcm051.h | |
3 | * | |
4 | * Phytec phyCORE-AM335x (pcm051) boards information header | |
5 | * | |
6 | * Copyright (C) 2013 Lemonage Software GmbH | |
7 | * Author Lars Poeschel <[email protected]> | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation version 2. | |
12 | * | |
13 | * This program is distributed "as is" WITHOUT ANY WARRANTY of any | |
14 | * kind, whether express or implied; without even the implied warranty | |
15 | * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | */ | |
18 | ||
19 | #ifndef __CONFIG_PCM051_H | |
20 | #define __CONFIG_PCM051_H | |
21 | ||
b640b460 | 22 | #include <configs/ti_am335x_common.h> |
1c1b7c37 | 23 | |
1c1b7c37 | 24 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */ |
1c1b7c37 LP |
25 | #define CONFIG_MACH_TYPE MACH_TYPE_PCM051 |
26 | ||
1c1b7c37 | 27 | /* set to negative value for no autoboot */ |
1c1b7c37 LP |
28 | #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG |
29 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
30 | "loadaddr=0x80007fc0\0" \ | |
31 | "fdtaddr=0x80000000\0" \ | |
32 | "rdaddr=0x81000000\0" \ | |
33 | "bootfile=uImage\0" \ | |
34 | "fdtfile=pcm051.dtb\0" \ | |
35 | "console=ttyO0,115200n8\0" \ | |
36 | "optargs=\0" \ | |
37 | "mmcdev=0\0" \ | |
38 | "mmcroot=/dev/mmcblk0p2 ro\0" \ | |
39 | "mmcrootfstype=ext4 rootwait\0" \ | |
40 | "ramroot=/dev/ram0 rw ramdisk_size=65536 initrd=${rdaddr},64M\0" \ | |
41 | "ramrootfstype=ext2\0" \ | |
42 | "mmcargs=setenv bootargs console=${console} " \ | |
43 | "${optargs} " \ | |
44 | "root=${mmcroot} " \ | |
45 | "rootfstype=${mmcrootfstype}\0" \ | |
46 | "bootenv=uEnv.txt\0" \ | |
1ee9c6c0 | 47 | "loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \ |
48 | "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \ | |
49 | "source ${loadaddr}\0" \ | |
1c1b7c37 LP |
50 | "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \ |
51 | "importbootenv=echo Importing environment from mmc ...; " \ | |
52 | "env import -t $loadaddr $filesize\0" \ | |
53 | "ramargs=setenv bootargs console=${console} " \ | |
54 | "${optargs} " \ | |
55 | "root=${ramroot} " \ | |
56 | "rootfstype=${ramrootfstype}\0" \ | |
57 | "loadramdisk=fatload mmc ${mmcdev} ${rdaddr} ramdisk.gz\0" \ | |
58 | "loaduimagefat=fatload mmc ${mmcdev} ${loadaddr} ${bootfile}\0" \ | |
59 | "loaduimage=ext2load mmc ${mmcdev}:2 ${loadaddr} ${bootfile}\0" \ | |
60 | "mmcboot=echo Booting from mmc ...; " \ | |
61 | "run mmcargs; " \ | |
62 | "bootm ${loadaddr}\0" \ | |
63 | "ramboot=echo Booting from ramdisk ...; " \ | |
64 | "run ramargs; " \ | |
65 | "bootm ${loadaddr}\0" \ | |
66 | ||
67 | #define CONFIG_BOOTCOMMAND \ | |
68 | "mmc dev ${mmcdev}; if mmc rescan; then " \ | |
69 | "echo SD/MMC found on device ${mmcdev};" \ | |
1ee9c6c0 | 70 | "if run loadbootscript; then " \ |
71 | "run bootscript;" \ | |
72 | "else " \ | |
73 | "if run loadbootenv; then " \ | |
74 | "echo Loaded environment from ${bootenv};" \ | |
75 | "run importbootenv;" \ | |
76 | "fi;" \ | |
77 | "if test -n $uenvcmd; then " \ | |
78 | "echo Running uenvcmd ...;" \ | |
79 | "run uenvcmd;" \ | |
80 | "fi;" \ | |
81 | "if run loaduimage; then " \ | |
82 | "run mmcboot;" \ | |
83 | "fi;" \ | |
84 | "fi ;" \ | |
1c1b7c37 LP |
85 | "fi;" \ |
86 | ||
87 | /* Clock Defines */ | |
88 | #define V_OSCK 25000000 /* Clock output from T2 */ | |
89 | #define V_SCLK (V_OSCK) | |
90 | ||
1c1b7c37 LP |
91 | /* |
92 | * memtest works on 8 MB in DRAM after skipping 32MB from | |
93 | * start addr of ram disk | |
94 | */ | |
73feefdc | 95 | #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + (64 << 20)) |
1c1b7c37 LP |
96 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START \ |
97 | + (8 * 1024 * 1024)) | |
98 | ||
1c1b7c37 LP |
99 | #define CONFIG_SF_DEFAULT_SPEED 24000000 |
100 | ||
1c1b7c37 LP |
101 | #define CONFIG_CONS_INDEX 1 |
102 | /* NS16550 Configuration */ | |
1c1b7c37 LP |
103 | #define CONFIG_SYS_NS16550_COM1 0x44e09000 /* Base EVM has UART0 */ |
104 | #define CONFIG_SYS_NS16550_COM2 0x48022000 /* UART1 */ | |
105 | #define CONFIG_SYS_NS16550_COM3 0x48024000 /* UART2 */ | |
106 | #define CONFIG_SYS_NS16550_COM4 0x481a6000 /* UART3 */ | |
107 | #define CONFIG_SYS_NS16550_COM5 0x481a8000 /* UART4 */ | |
108 | #define CONFIG_SYS_NS16550_COM6 0x481aa000 /* UART5 */ | |
109 | ||
110 | /* I2C Configuration */ | |
1c1b7c37 LP |
111 | #define CONFIG_ENV_EEPROM_IS_ON_I2C |
112 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Main EEPROM */ | |
113 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
1c1b7c37 | 114 | |
1c1b7c37 LP |
115 | #define CONFIG_SYS_BAUDRATE_TABLE { 110, 300, 600, 1200, 2400, \ |
116 | 4800, 9600, 14400, 19200, 28800, 38400, 56000, 57600, 115200 } | |
117 | ||
47c6ea07 | 118 | /* CPU */ |
1c1b7c37 LP |
119 | #define CONFIG_ENV_IS_NOWHERE |
120 | ||
3a517fdc | 121 | #define CONFIG_SPL_LDSCRIPT "arch/arm/mach-omap2/u-boot-spl.lds" |
b640b460 MK |
122 | |
123 | #ifdef CONFIG_SPI_BOOT | |
1c1b7c37 | 124 | #define CONFIG_SPL_SPI_LOAD |
1c1b7c37 LP |
125 | #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000 |
126 | #define CONFIG_SYS_SPI_U_BOOT_SIZE 0x40000 | |
1c1b7c37 LP |
127 | #endif |
128 | ||
129 | /* | |
130 | * USB configuration | |
131 | */ | |
132 | #define CONFIG_USB_MUSB_DSPS | |
95de1e2f | 133 | #define CONFIG_USB_MUSB_PIO_ONLY |
1c1b7c37 LP |
134 | #define CONFIG_AM335X_USB0 |
135 | #define CONFIG_AM335X_USB0_MODE MUSB_PERIPHERAL | |
136 | #define CONFIG_AM335X_USB1 | |
137 | #define CONFIG_AM335X_USB1_MODE MUSB_HOST | |
138 | ||
95de1e2f | 139 | #ifdef CONFIG_USB_MUSB_GADGET |
1c1b7c37 LP |
140 | #define CONFIG_USB_ETHER |
141 | #define CONFIG_USB_ETH_RNDIS | |
95de1e2f | 142 | #endif /* CONFIG_USB_MUSB_GADGET */ |
1c1b7c37 | 143 | |
1c1b7c37 LP |
144 | #define CONFIG_PHY_GIGE |
145 | #define CONFIG_PHYLIB | |
1c1b7c37 LP |
146 | #define CONFIG_PHY_SMSC |
147 | ||
148 | #endif /* ! __CONFIG_PCM051_H */ |