]>
Commit | Line | Data |
---|---|---|
252ed872 MY |
1 | CONFIG_ARM=y |
2 | CONFIG_TARGET_LS1021AQDS=y | |
77d2f7f5 | 3 | CONFIG_SPL_LIBCOMMON_SUPPORT=y |
cc4288ef | 4 | CONFIG_SPL_LIBGENERIC_SUPPORT=y |
ef26d603 | 5 | CONFIG_SYS_FSL_DDR3=y |
9c21df15 | 6 | CONFIG_SPL_I2C_SUPPORT=y |
1fdf7c64 | 7 | CONFIG_SPL_MMC_SUPPORT=y |
e00f76ce | 8 | CONFIG_SPL_SERIAL_SUPPORT=y |
256fe86b | 9 | CONFIG_SPL_ENV_SUPPORT=y |
d3662dff | 10 | CONFIG_SPL_DRIVERS_MISC_SUPPORT=y |
02e69a5d | 11 | CONFIG_SPL_WATCHDOG_SUPPORT=y |
27604b15 | 12 | CONFIG_VIDEO=y |
d83b47b7 | 13 | CONFIG_DEFAULT_DEVICE_TREE="ls1021a-qds-duart" |
397b0d9e AW |
14 | CONFIG_FIT=y |
15 | CONFIG_FIT_VERBOSE=y | |
bd328eb3 | 16 | CONFIG_SYS_EXTRA_OPTIONS="RAMBOOT_PBL,SPL_FSL_PBL,SD_BOOT" |
6f0aea39 | 17 | CONFIG_SD_BOOT=y |
bb597c0e | 18 | CONFIG_BOOTDELAY=3 |
98af8799 | 19 | CONFIG_SILENT_CONSOLE=y |
ef26d603 SG |
20 | # CONFIG_CONSOLE_MUX is not set |
21 | CONFIG_SYS_CONSOLE_IS_IN_ENV=y | |
c2ae7d82 | 22 | CONFIG_SPL=y |
38fed8ab SP |
23 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y |
24 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0xe8 | |
989e1ced | 25 | CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT=y |
adad96e6 | 26 | CONFIG_HUSH_PARSER=y |
89cb2b5f TR |
27 | CONFIG_CMD_BOOTZ=y |
28 | CONFIG_CMD_GREPENV=y | |
78d1e1d0 TR |
29 | CONFIG_CMD_MEMTEST=y |
30 | CONFIG_CMD_MEMINFO=y | |
89cb2b5f | 31 | CONFIG_CMD_MMC=y |
78d1e1d0 TR |
32 | CONFIG_CMD_I2C=y |
33 | CONFIG_CMD_USB=y | |
ef0f2f57 | 34 | # CONFIG_CMD_SETEXPR is not set |
78d1e1d0 | 35 | CONFIG_CMD_DHCP=y |
89cb2b5f | 36 | CONFIG_CMD_MII=y |
78d1e1d0 | 37 | CONFIG_CMD_PING=y |
89cb2b5f TR |
38 | CONFIG_CMD_EXT2=y |
39 | CONFIG_CMD_FAT=y | |
d83b47b7 YS |
40 | CONFIG_OF_CONTROL=y |
41 | CONFIG_DM=y | |
a77fda1f SG |
42 | CONFIG_NETDEVICES=y |
43 | CONFIG_E1000=y | |
af27382e | 44 | CONFIG_PCI=y |
9e39003e | 45 | CONFIG_SYS_NS16550=y |
0a8cc1a3 MY |
46 | CONFIG_USB=y |
47 | CONFIG_USB_XHCI_HCD=y | |
10db7500 | 48 | CONFIG_USB_XHCI_DWC3=y |
645176d1 | 49 | CONFIG_USB_STORAGE=y |
0872d443 | 50 | # CONFIG_VIDEO_SW_CURSOR is not set |