]> Git Repo - J-u-boot.git/blame - include/configs/pcm052.h
env: Finish migration of common ENV options
[J-u-boot.git] / include / configs / pcm052.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
931a1d2a
AA
2/*
3 * Copyright 2013 Freescale Semiconductor, Inc.
4 *
5 * Configuration settings for the phytec PCM-052 SoM.
931a1d2a
AA
6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include <asm/arch/imx-regs.h>
8d917400 12#include <linux/sizes.h>
931a1d2a 13
931a1d2a
AA
14#define CONFIG_SKIP_LOWLEVEL_INIT
15
16/* Enable passing of ATAGs */
17#define CONFIG_CMDLINE_TAG
18
19/* Size of malloc() pool */
8d917400 20#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * SZ_1M)
931a1d2a 21
931a1d2a
AA
22/* Allow to overwrite serial and ethaddr */
23#define CONFIG_ENV_OVERWRITE
931a1d2a 24
931a1d2a 25/* NAND support */
931a1d2a
AA
26#define CONFIG_SYS_NAND_ONFI_DETECTION
27
931a1d2a 28#define CONFIG_SYS_MAX_NAND_DEVICE 1
931a1d2a 29/* QSPI Configs*/
931a1d2a 30#ifdef CONFIG_FSL_QSPI
8d917400 31#define FSL_QSPI_FLASH_SIZE (SZ_16M)
931a1d2a
AA
32#define FSL_QSPI_FLASH_NUM 2
33#define CONFIG_SYS_FSL_QSPI_LE
34#endif
35
931a1d2a
AA
36
37#define CONFIG_LOADADDR 0x82000000
38
39/* We boot from the gfxRAM area of the OCRAM. */
c0f432c3 40#define CONFIG_BOARD_SIZE_LIMIT 520192
931a1d2a 41
27192d16
AA
42/* if no target-specific extra environment settings were defined by the
43 target, define an empty one */
44#ifndef PCM052_EXTRA_ENV_SETTINGS
45#define PCM052_EXTRA_ENV_SETTINGS
46#endif
47
48/* if no target-specific boot command was defined by the target,
49 define an empty one */
50#ifndef PCM052_BOOTCOMMAND
51#define PCM052_BOOTCOMMAND
52#endif
53
54/* if no target-specific extra environment settings were defined by the
55 target, define an empty one */
56#ifndef PCM052_NET_INIT
57#define PCM052_NET_INIT
58#endif
59
60/* boot command, including the target-defined one if any */
61#define CONFIG_BOOTCOMMAND PCM052_BOOTCOMMAND "run bootcmd_nand"
62
63/* Extra env settings (including the target-defined ones if any) */
040ef8f5 64#define CONFIG_EXTRA_ENV_SETTINGS \
27192d16
AA
65 PCM052_EXTRA_ENV_SETTINGS \
66 "autoload=no\0" \
040ef8f5
AA
67 "fdt_high=0xffffffff\0" \
68 "initrd_high=0xffffffff\0" \
ed0c2c0a
AA
69 "blimg_file=u-boot.vyb\0" \
70 "blimg_addr=0x81000000\0" \
040ef8f5
AA
71 "kernel_file=zImage\0" \
72 "kernel_addr=0x82000000\0" \
083e4fd4 73 "fdt_file=zImage.dtb\0" \
040ef8f5
AA
74 "fdt_addr=0x81000000\0" \
75 "ram_file=uRamdisk\0" \
76 "ram_addr=0x83000000\0" \
77 "filesys=rootfs.ubifs\0" \
78 "sys_addr=0x81000000\0" \
79 "tftploc=/path/to/tftp/directory/\0" \
80 "nfs_root=/path/to/nfs/root\0" \
81 "tftptimeout=1000\0" \
82 "tftptimeoutcountmax=1000000\0" \
43ede0bc 83 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
a7e5f7f3
AA
84 "bootargs_base=setenv bootargs rw " \
85 " mem=" __stringify(CONFIG_PCM052_DDR_SIZE) "M " \
040ef8f5
AA
86 "console=ttyLP1,115200n8\0" \
87 "bootargs_sd=setenv bootargs ${bootargs} " \
88 "root=/dev/mmcblk0p2 rootwait\0" \
931a1d2a 89 "bootargs_net=setenv bootargs ${bootargs} root=/dev/nfs ip=dhcp " \
040ef8f5
AA
90 "nfsroot=${serverip}:${nfs_root},v3,tcp\0" \
91 "bootargs_nand=setenv bootargs ${bootargs} " \
27f7d4f5 92 "ubi.mtd=5 rootfstype=ubifs root=ubi0:rootfs\0" \
040ef8f5
AA
93 "bootargs_ram=setenv bootargs ${bootargs} " \
94 "root=/dev/ram rw initrd=${ram_addr}\0" \
95 "bootargs_mtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
96 "bootcmd_sd=run bootargs_base bootargs_sd bootargs_mtd; " \
97 "fatload mmc 0:1 ${kernel_addr} ${kernel_file}; " \
98 "fatload mmc 0:1 ${fdt_addr} ${fdt_file}; " \
99 "bootz ${kernel_addr} - ${fdt_addr}\0" \
100 "bootcmd_net=run bootargs_base bootargs_net bootargs_mtd; " \
101 "tftpboot ${kernel_addr} ${tftpdir}${kernel_file}; " \
102 "tftpboot ${fdt_addr} ${tftpdir}${fdt_file}; " \
103 "bootz ${kernel_addr} - ${fdt_addr}\0" \
104 "bootcmd_nand=run bootargs_base bootargs_nand bootargs_mtd; " \
105 "nand read ${fdt_addr} dtb; " \
106 "nand read ${kernel_addr} kernel; " \
107 "bootz ${kernel_addr} - ${fdt_addr}\0" \
108 "bootcmd_ram=run bootargs_base bootargs_ram bootargs_mtd; " \
109 "nand read ${fdt_addr} dtb; " \
110 "nand read ${kernel_addr} kernel; " \
27f7d4f5 111 "nand read ${ram_addr} root; " \
040ef8f5 112 "bootz ${kernel_addr} ${ram_addr} ${fdt_addr}\0" \
27192d16
AA
113 "update_bootloader_from_tftp=" PCM052_NET_INIT \
114 "if tftp ${blimg_addr} "\
ed0c2c0a
AA
115 "${tftpdir}${blimg_file}; then " \
116 "mtdparts default; " \
040ef8f5 117 "nand erase.part bootloader; " \
ed0c2c0a 118 "nand write ${blimg_addr} bootloader ${filesize}; fi\0" \
040ef8f5
AA
119 "update_kernel_from_sd=if fatload mmc 0:2 ${kernel_addr} " \
120 "${kernel_file}; " \
121 "then mtdparts default; " \
122 "nand erase.part kernel; " \
123 "nand write ${kernel_addr} kernel ${filesize}; " \
124 "if fatload mmc 0:2 ${fdt_addr} ${fdt_file}; then " \
125 "nand erase.part dtb; " \
126 "nand write ${fdt_addr} dtb ${filesize}; fi\0" \
27192d16
AA
127 "update_kernel_from_tftp=" PCM052_NET_INIT \
128 "if tftp ${fdt_addr} ${tftpdir}${fdt_file}; " \
040ef8f5
AA
129 "then setenv fdtsize ${filesize}; " \
130 "if tftp ${kernel_addr} ${tftpdir}${kernel_file}; then " \
131 "mtdparts default; " \
132 "nand erase.part dtb; " \
133 "nand write ${fdt_addr} dtb ${fdtsize}; " \
134 "nand erase.part kernel; " \
135 "nand write ${kernel_addr} kernel ${filesize}; fi; fi\0" \
27192d16
AA
136 "update_rootfs_from_tftp=" PCM052_NET_INIT \
137 "if tftp ${sys_addr} ${tftpdir}${filesys}; " \
040ef8f5
AA
138 "then mtdparts default; " \
139 "nand erase.part root; " \
140 "ubi part root; " \
141 "ubi create rootfs; " \
142 "ubi write ${sys_addr} rootfs ${filesize}; fi\0" \
27192d16
AA
143 "update_ramdisk_from_tftp=" PCM052_NET_INIT \
144 "if tftp ${ram_addr} ${tftpdir}${ram_file}; " \
040ef8f5 145 "then mtdparts default; " \
27f7d4f5
AA
146 "nand erase.part root; " \
147 "nand write ${ram_addr} root ${filesize}; fi\0"
931a1d2a 148
931a1d2a 149/* Miscellaneous configurable options */
931a1d2a 150
931a1d2a
AA
151#define CONFIG_SYS_MEMTEST_START 0x80010000
152#define CONFIG_SYS_MEMTEST_END 0x87C00000
153
154#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
155
931a1d2a 156/* Physical memory map */
931a1d2a 157#define PHYS_SDRAM (0x80000000)
8d917400 158#define PHYS_SDRAM_SIZE (CONFIG_PCM052_DDR_SIZE * SZ_1M)
931a1d2a
AA
159
160#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
161#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
162#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
163
164#define CONFIG_SYS_INIT_SP_OFFSET \
165 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
166#define CONFIG_SYS_INIT_SP_ADDR \
167 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
168
e856bdcf 169/* environment organization */
931a1d2a 170#ifdef CONFIG_ENV_IS_IN_MMC
931a1d2a
AA
171#define CONFIG_SYS_MMC_ENV_DEV 0
172#endif
173
931a1d2a 174#endif
This page took 0.46279 seconds and 4 git commands to generate.