]> Git Repo - J-u-boot.git/blame - arch/arm/dts/imx6-logicpd-som.dtsi
projects / J-u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'u-boot-imx-master-20250127' of https://gitlab.denx.de/u-boot/custodians...
[J-u-boot.git] / arch / arm / dts / imx6-logicpd-som.dtsi
CommitLineData
e3b7ff24
AF		 1// SPDX-License-Identifier: GPL-2.0
2//
3// Copyright (C) 2019 Logic PD, Inc.
f479cec3
AF		 4
5#include <dt-bindings/gpio/gpio.h>
6#include <dt-bindings/input/input.h>
f479cec3
AF		 7
8/ {
9 chosen {
10 stdout-path = &uart1;
11 };
12
e3b7ff24
AF		 13 memory@10000000 {
14 device_type = "memory";
f479cec3
AF		 15 reg = <0x10000000 0x80000000>;
16 };
b64b5ad1
AF		 17
18 reg_wl18xx_vmmc: regulator-wl18xx {
19 compatible = "regulator-fixed";
20 regulator-name = "vwl1837";
21 regulator-min-microvolt = <3300000>;
22 regulator-max-microvolt = <3300000>;
23 gpio = <&gpio7 0 GPIO_ACTIVE_HIGH>;
24 startup-delay-us = <70000>;
25 enable-active-high;
26 };
f479cec3
AF		 27};
28
f479cec3
AF		 29&clks {
30 assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
31 <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
32 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
33 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
34};
35
b64b5ad1
AF		 36&gpmi {
37 pinctrl-names = "default";
38 pinctrl-0 = <&pinctrl_gpmi_nand>;
b64b5ad1 39 nand-on-flash-bbt;
e3b7ff24 40 status = "okay";
b64b5ad1
AF		 41};
42
f479cec3
AF		 43&i2c3 {
44 clock-frequency = <100000>;
45 pinctrl-names = "default";
46 pinctrl-0 = <&pinctrl_i2c3>;
47 status = "okay";
48
e3b7ff24 49 pfuze100: pmic@8 {
f479cec3
AF		 50 compatible = "fsl,pfuze100";
51 reg = <0x08>;
52
53 regulators {
54 sw1a_reg: sw1ab {
55 regulator-min-microvolt = <725000>;
56 regulator-max-microvolt = <1450000>;
57 regulator-name = "vddcore";
58 regulator-boot-on;
59 regulator-always-on;
60 regulator-ramp-delay = <6250>;
61 };
62
63 sw1c_reg: sw1c {
64 regulator-min-microvolt = <725000>;
65 regulator-max-microvolt = <1450000>;
66 regulator-name = "vddsoc";
67 regulator-boot-on;
68 regulator-always-on;
69 regulator-ramp-delay = <6250>;
70 };
71
72 sw2_reg: sw2 {
73 regulator-min-microvolt = <3300000>;
74 regulator-max-microvolt = <3300000>;
75 regulator-name = "gen_3v3";
76 regulator-boot-on;
f479cec3
AF		 77 };
78
79 sw3a_reg: sw3a {
e3b7ff24
AF		 80 regulator-min-microvolt = <1350000>;
81 regulator-max-microvolt = <1350000>;
f479cec3
AF		 82 regulator-name = "sw3a_vddr";
83 regulator-boot-on;
84 regulator-always-on;
85 };
86
87 sw3b_reg: sw3b {
e3b7ff24
AF		 88 regulator-min-microvolt = <1350000>;
89 regulator-max-microvolt = <1350000>;
f479cec3
AF		 90 regulator-name = "sw3b_vddr";
91 regulator-boot-on;
92 regulator-always-on;
93 };
94
95 sw4_reg: sw4 {
b64b5ad1 96 regulator-min-microvolt = <1800000>;
f479cec3
AF		 97 regulator-max-microvolt = <3300000>;
98 regulator-name = "gen_rgmii";
99 };
100
f479cec3
AF		 101 swbst_reg: swbst {
102 regulator-min-microvolt = <5000000>;
103 regulator-max-microvolt = <5150000>;
104 regulator-name = "gen_5v0";
105 };
106
107 snvs_reg: vsnvs {
108 regulator-min-microvolt = <1000000>;
109 regulator-max-microvolt = <3000000>;
110 regulator-name = "gen_vsns";
111 regulator-boot-on;
112 regulator-always-on;
113 };
114
115 vref_reg: vrefddr {
116 regulator-boot-on;
117 regulator-always-on;
118 };
119
120 vgen1_reg: vgen1 {
121 regulator-min-microvolt = <1500000>;
122 regulator-max-microvolt = <1500000>;
123 regulator-name = "gen_1v5";
124 };
125
126 vgen2_reg: vgen2 {
127 regulator-name = "vgen2";
128 regulator-min-microvolt = <800000>;
129 regulator-max-microvolt = <1550000>;
130 };
131
132 vgen3_reg: vgen3 {
133 regulator-name = "gen_vadj_0";
e3b7ff24
AF		 134 regulator-min-microvolt = <1800000>;
135 regulator-max-microvolt = <3300000>;
f479cec3
AF		 136 };
137
138 vgen4_reg: vgen4 {
139 regulator-name = "gen_1v8";
140 regulator-min-microvolt = <1800000>;
141 regulator-max-microvolt = <1800000>;
142 regulator-always-on;
143 };
144
145 vgen5_reg: vgen5 {
e3b7ff24
AF		 146 regulator-name = "gen_vadj_1";
147 regulator-min-microvolt = <1800000>;
f479cec3
AF		 148 regulator-max-microvolt = <3300000>;
149 regulator-always-on;
150 };
151
152 vgen6_reg: vgen6 {
153 regulator-name = "gen_2v5";
154 regulator-min-microvolt = <2500000>;
155 regulator-max-microvolt = <2500000>;
156 regulator-always-on;
157 };
b64b5ad1
AF		 158
159 coin_reg: coin {
160 regulator-min-microvolt = <2500000>;
161 regulator-max-microvolt = <3000000>;
162 regulator-always-on;
163 };
f479cec3
AF		 164 };
165 };
166
e3b7ff24 167 temperature-sensor@49 {
b64b5ad1 168 compatible = "ti,tmp102";
e3b7ff24 169 reg = <0x49>;
b64b5ad1
AF		 170 interrupt-parent = <&gpio6>;
171 interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
172 #thermal-sensor-cells = <1>;
173 };
174
e3b7ff24 175 temperature-sensor@4a {
b64b5ad1 176 compatible = "ti,tmp102";
e3b7ff24
AF		 177 reg = <0x4a>;
178 pinctrl-names = "default";
179 pinctrl-0 = <&pinctrl_tempsense>;
b64b5ad1
AF		 180 interrupt-parent = <&gpio6>;
181 interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
182 #thermal-sensor-cells = <1>;
183 };
184
e3b7ff24 185 eeprom@51 {
f479cec3
AF		 186 compatible = "atmel,24c64";
187 pagesize = <32>;
e3b7ff24 188 read-only; /* Manufacturing EEPROM programmed at factory */
f479cec3
AF		 189 reg = <0x51>;
190 };
191
e3b7ff24 192 eeprom@52 {
f479cec3
AF		 193 compatible = "atmel,24c64";
194 pagesize = <32>;
195 reg = <0x52>;
196 };
197};
198
e3b7ff24
AF		 199/* Reroute power feeding the CPU to come from the external PMIC */
200&reg_arm
201{
202 vin-supply = <&sw1a_reg>;
203};
204
205&reg_soc
206{
207 vin-supply = <&sw1c_reg>;
208};
209
d0399a46
MZ		 210&snvs_poweroff {
211 status = "okay";
212};
213
f479cec3
AF		 214&iomuxc {
215 pinctrl-names = "default";
216 pinctrl-0 = <&pinctrl_hog>;
217
e3b7ff24 218 pinctrl_gpmi_nand: gpmi-nandgrp {
f479cec3 219 fsl,pins = <
e3b7ff24
AF		 220 MX6QDL_PAD_NANDF_CLE__NAND_CLE 0x0b0b1
221 MX6QDL_PAD_NANDF_ALE__NAND_ALE 0x0b0b1
222 MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0x0b0b1
223 MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0x0b000
224 MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0x0b0b1
225 MX6QDL_PAD_SD4_CMD__NAND_RE_B 0x0b0b1
226 MX6QDL_PAD_SD4_CLK__NAND_WE_B 0x0b0b1
227 MX6QDL_PAD_NANDF_D0__NAND_DATA00 0x0b0b1
228 MX6QDL_PAD_NANDF_D1__NAND_DATA01 0x0b0b1
229 MX6QDL_PAD_NANDF_D2__NAND_DATA02 0x0b0b1
230 MX6QDL_PAD_NANDF_D3__NAND_DATA03 0x0b0b1
231 MX6QDL_PAD_NANDF_D4__NAND_DATA04 0x0b0b1
232 MX6QDL_PAD_NANDF_D5__NAND_DATA05 0x0b0b1
233 MX6QDL_PAD_NANDF_D6__NAND_DATA06 0x0b0b1
234 MX6QDL_PAD_NANDF_D7__NAND_DATA07 0x0b0b1
235 >;
236 };
237
238 pinctrl_hog: hoggrp {
239 fsl,pins = < /* Enable ARM Debugger */
b64b5ad1
AF		 240 MX6QDL_PAD_CSI0_MCLK__ARM_TRACE_CTL 0x1b0b0
241 MX6QDL_PAD_CSI0_PIXCLK__ARM_EVENTO 0x1b0b0
242 MX6QDL_PAD_CSI0_VSYNC__ARM_TRACE00 0x1b0b0
f479cec3 243 MX6QDL_PAD_CSI0_DATA_EN__ARM_TRACE_CLK 0x1b0b0
b64b5ad1
AF		 244 MX6QDL_PAD_CSI0_DAT4__ARM_TRACE01 0x1b0b0
245 MX6QDL_PAD_CSI0_DAT5__ARM_TRACE02 0x1b0b0
246 MX6QDL_PAD_CSI0_DAT6__ARM_TRACE03 0x1b0b0
247 MX6QDL_PAD_CSI0_DAT7__ARM_TRACE04 0x1b0b0
248 MX6QDL_PAD_CSI0_DAT8__ARM_TRACE05 0x1b0b0
249 MX6QDL_PAD_CSI0_DAT9__ARM_TRACE06 0x1b0b0
250 MX6QDL_PAD_CSI0_DAT10__ARM_TRACE07 0x1b0b0
251 MX6QDL_PAD_CSI0_DAT11__ARM_TRACE08 0x1b0b0
252 MX6QDL_PAD_CSI0_DAT12__ARM_TRACE09 0x1b0b0
253 MX6QDL_PAD_CSI0_DAT13__ARM_TRACE10 0x1b0b0
254 MX6QDL_PAD_CSI0_DAT14__ARM_TRACE11 0x1b0b0
255 MX6QDL_PAD_CSI0_DAT15__ARM_TRACE12 0x1b0b0
256 MX6QDL_PAD_CSI0_DAT16__ARM_TRACE13 0x1b0b0
257 MX6QDL_PAD_CSI0_DAT17__ARM_TRACE14 0x1b0b0
258 MX6QDL_PAD_CSI0_DAT18__ARM_TRACE15 0x1b0b0
259 MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
260 >;
261 };
262
e3b7ff24 263 pinctrl_i2c3: i2c3grp {
b64b5ad1 264 fsl,pins = <
e3b7ff24
AF		 265 MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
266 MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
f479cec3
AF		 267 >;
268 };
269
e3b7ff24 270 pinctrl_tempsense: tempsensegrp {
f479cec3 271 fsl,pins = <
e3b7ff24 272 MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x1b0b0
f479cec3
AF		 273 >;
274 };
275
276 pinctrl_uart1: uart1grp {
277 fsl,pins = <
278 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
279 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
280 >;
281 };
282
283 pinctrl_uart2: uart2grp {
284 fsl,pins = <
e3b7ff24 285 MX6QDL_PAD_SD3_RST__GPIO7_IO08 0x13059 /* BT_EN */
f479cec3
AF		 286 MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
287 MX6QDL_PAD_SD4_DAT5__UART2_RTS_B 0x1b0b1
288 MX6QDL_PAD_SD4_DAT6__UART2_CTS_B 0x1b0b1
289 MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
290 >;
291 };
292
293 pinctrl_usdhc1: usdhc1grp {
294 fsl,pins = <
b64b5ad1
AF		 295 MX6QDL_PAD_SD1_CMD__SD1_CMD 0x170B9
296 MX6QDL_PAD_SD1_CLK__SD1_CLK 0x100B9
297 MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x170B9
298 MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x170B9
299 MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x170B9
300 MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x170B9
f479cec3
AF		 301 >;
302 };
303
304 pinctrl_usdhc3: usdhc3grp {
305 fsl,pins = <
b64b5ad1
AF		 306 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17049
307 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10049
308 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17049
309 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17049
310 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17049
311 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17049
312 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x130b0 /* WL_IRQ */
313 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* WLAN_EN */
314 >;
315 };
f479cec3
AF		 316};
317
b64b5ad1
AF		 318&snvs_poweroff {
319 status = "okay";
320};
321
f479cec3
AF		 322&uart1 {
323 pinctrl-names = "default";
324 pinctrl-0 = <&pinctrl_uart1>;
325 status = "okay";
326};
327
328&uart2 {
329 pinctrl-names = "default";
330 pinctrl-0 = <&pinctrl_uart2>;
b64b5ad1 331 uart-has-rtscts;
e3b7ff24
AF		 332 status = "okay";
333
b64b5ad1
AF		 334 bluetooth {
335 compatible = "ti,wl1837-st";
336 enable-gpios = <&gpio7 8 GPIO_ACTIVE_HIGH>;
337 };
f479cec3
AF		 338};
339
340&usdhc1 {
b64b5ad1 341 pinctrl-names = "default", "state_100mhz", "state_200mhz";
f479cec3 342 pinctrl-0 = <&pinctrl_usdhc1>;
b64b5ad1 343 non-removable;
f479cec3 344 keep-power-in-suspend;
e3b7ff24 345 wakeup-source;
b64b5ad1 346 vmmc-supply = <&sw2_reg>;
e3b7ff24 347 status = "okay";
f479cec3
AF		 348};
349
350&usdhc3 {
351 pinctrl-names = "default";
352 pinctrl-0 = <&pinctrl_usdhc3>;
353 non-removable;
b64b5ad1 354 cap-power-off-card;
f479cec3 355 keep-power-in-suspend;
b64b5ad1
AF		 356 wakeup-source;
357 vmmc-supply = <&reg_wl18xx_vmmc>;
f479cec3
AF		 358 #address-cells = <1>;
359 #size-cells = <0>;
e3b7ff24
AF		 360 status = "okay";
361
b64b5ad1 362 wlcore: wlcore@2 {
f479cec3
AF		 363 compatible = "ti,wl1837";
364 reg = <2>;
365 interrupt-parent = <&gpio7>;
b64b5ad1
AF		 366 interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
367 tcxo-clock-frequency = <26000000>;
f479cec3
AF		 368 };
369};
Empty description
This page took 0.47524 seconds and 4 git commands to generate.