]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | // SPDX-License-Identifier: GPL-2.0+ |
264bbdd1 HV |
2 | /* |
3 | * Miscelaneous DaVinci functions. | |
4 | * | |
ca8480d4 | 5 | * Copyright (C) 2009 Nick Thompson, GE Fanuc Ltd, <[email protected]> |
264bbdd1 HV |
6 | * Copyright (C) 2007 Sergey Kubushyn <[email protected]> |
7 | * Copyright (C) 2008 Lyrtech <www.lyrtech.com> | |
8 | * Copyright (C) 2004 Texas Instruments. | |
264bbdd1 HV |
9 | */ |
10 | ||
11 | #include <common.h> | |
9fb625ce | 12 | #include <env.h> |
264bbdd1 | 13 | #include <i2c.h> |
9b4a205f | 14 | #include <init.h> |
f7ae49fc | 15 | #include <log.h> |
641e0925 | 16 | #include <net.h> |
264bbdd1 | 17 | #include <asm/arch/hardware.h> |
401d1c4f | 18 | #include <asm/global_data.h> |
ca8480d4 | 19 | #include <asm/io.h> |
d7f9b503 | 20 | #include <asm/arch/davinci_misc.h> |
7a4f511b | 21 | |
264bbdd1 HV |
22 | DECLARE_GLOBAL_DATA_PTR; |
23 | ||
eb40d05f | 24 | #ifndef CONFIG_SPL_BUILD |
97003756 BG |
25 | int dram_init(void) |
26 | { | |
27 | /* dram_init must store complete ramsize in gd->ram_size */ | |
28 | gd->ram_size = get_ram_size( | |
a55d23cc | 29 | (void *)CONFIG_SYS_SDRAM_BASE, |
97003756 BG |
30 | CONFIG_MAX_RAM_BANK_SIZE); |
31 | return 0; | |
32 | } | |
33 | ||
76b00aca | 34 | int dram_init_banksize(void) |
97003756 BG |
35 | { |
36 | gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE; | |
37 | gd->bd->bi_dram[0].size = gd->ram_size; | |
76b00aca SG |
38 | |
39 | return 0; | |
97003756 | 40 | } |
6d1c649f | 41 | #endif |
264bbdd1 | 42 | |
641e0925 | 43 | #ifdef CONFIG_DRIVER_TI_EMAC |
8a73e561 HS |
44 | /* |
45 | * Read ethernet MAC address from EEPROM for DVEVM compatible boards. | |
264bbdd1 HV |
46 | * Returns 1 if found, 0 otherwise. |
47 | */ | |
48 | int dvevm_read_mac_address(uint8_t *buf) | |
49 | { | |
6d0f6bcf | 50 | #ifdef CONFIG_SYS_I2C_EEPROM_ADDR |
264bbdd1 | 51 | /* Read MAC address. */ |
8a73e561 HS |
52 | if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0x7F00, |
53 | CONFIG_SYS_I2C_EEPROM_ADDR_LEN, (uint8_t *) &buf[0], 6)) | |
264bbdd1 HV |
54 | goto i2cerr; |
55 | ||
641e0925 | 56 | /* Check that MAC address is valid. */ |
0adb5b76 | 57 | if (!is_valid_ethaddr(buf)) |
264bbdd1 HV |
58 | goto err; |
59 | ||
60 | return 1; /* Found */ | |
61 | ||
62 | i2cerr: | |
8a73e561 HS |
63 | printf("Read from EEPROM @ 0x%02x failed\n", |
64 | CONFIG_SYS_I2C_EEPROM_ADDR); | |
264bbdd1 | 65 | err: |
6d0f6bcf | 66 | #endif /* CONFIG_SYS_I2C_EEPROM_ADDR */ |
264bbdd1 HV |
67 | |
68 | return 0; | |
69 | } | |
70 | ||
6d1c649f SB |
71 | /* |
72 | * Set the mii mode as MII or RMII | |
73 | */ | |
6d1c649f SB |
74 | void davinci_emac_mii_mode_sel(int mode_sel) |
75 | { | |
76 | int val; | |
77 | ||
78 | val = readl(&davinci_syscfg_regs->cfgchip3); | |
79 | if (mode_sel == 0) | |
80 | val &= ~(1 << 8); | |
81 | else | |
82 | val |= (1 << 8); | |
83 | writel(val, &davinci_syscfg_regs->cfgchip3); | |
84 | } | |
cef443c1 | 85 | |
7b37a27e | 86 | /* |
264bbdd1 | 87 | * If there is no MAC address in the environment, then it will be initialized |
641e0925 | 88 | * (silently) from the value in the EEPROM. |
264bbdd1 | 89 | */ |
7b37a27e | 90 | void davinci_sync_env_enetaddr(uint8_t *rom_enetaddr) |
264bbdd1 | 91 | { |
7b37a27e | 92 | uint8_t env_enetaddr[6]; |
826e9913 | 93 | int ret; |
264bbdd1 | 94 | |
35affd7a | 95 | ret = eth_env_get_enetaddr_by_index("eth", 0, env_enetaddr); |
c8876f1c | 96 | if (!ret) { |
8a73e561 HS |
97 | /* |
98 | * There is no MAC address in the environment, so we | |
99 | * initialize it from the value in the EEPROM. | |
100 | */ | |
7b37a27e BG |
101 | debug("### Setting environment from EEPROM MAC address = " |
102 | "\"%pM\"\n", | |
103 | env_enetaddr); | |
fd1e959e | 104 | ret = !eth_env_set_enetaddr("ethaddr", rom_enetaddr); |
264bbdd1 | 105 | } |
826e9913 | 106 | if (!ret) |
c8876f1c | 107 | printf("Failed to set mac address from EEPROM: %d\n", ret); |
264bbdd1 | 108 | } |
6d1c649f SB |
109 | #endif /* CONFIG_DRIVER_TI_EMAC */ |
110 | ||
6d1c649f SB |
111 | void irq_init(void) |
112 | { | |
113 | /* | |
114 | * Mask all IRQs by clearing the global enable and setting | |
115 | * the enable clear for all the 90 interrupts. | |
116 | */ | |
6d1c649f SB |
117 | writel(0, &davinci_aintc_regs->ger); |
118 | ||
119 | writel(0, &davinci_aintc_regs->hier); | |
120 | ||
121 | writel(0xffffffff, &davinci_aintc_regs->ecr1); | |
122 | writel(0xffffffff, &davinci_aintc_regs->ecr2); | |
123 | writel(0xffffffff, &davinci_aintc_regs->ecr3); | |
124 | } | |
6d1c649f SB |
125 | |
126 | /* | |
127 | * Enable PSC for various peripherals. | |
128 | */ | |
129 | int da8xx_configure_lpsc_items(const struct lpsc_resource *item, | |
130 | const int n_items) | |
131 | { | |
132 | int i; | |
133 | ||
134 | for (i = 0; i < n_items; i++) | |
135 | lpsc_on(item[i].lpsc_no); | |
136 | ||
137 | return 0; | |
138 | } |