]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | // SPDX-License-Identifier: GPL-2.0+ |
f046ccd1 EL |
2 | /* |
3 | * (C) Copyright 2000-2002 | |
4 | * Wolfgang Denk, DENX Software Engineering, [email protected]. | |
5 | * | |
6 | * Copyright 2004 Freescale Semiconductor, Inc. | |
f046ccd1 EL |
7 | */ |
8 | ||
9 | #include <common.h> | |
10 | #include <command.h> | |
11 | #include <mpc83xx.h> | |
12 | #include <asm/processor.h> | |
13 | ||
d87080b7 WD |
14 | DECLARE_GLOBAL_DATA_PTR; |
15 | ||
f046ccd1 EL |
16 | struct irq_action { |
17 | interrupt_handler_t *handler; | |
18 | void *arg; | |
19 | ulong count; | |
20 | }; | |
21 | ||
deff9b1d | 22 | void interrupt_init_cpu (unsigned *decrementer_count) |
f046ccd1 | 23 | { |
6d0f6bcf | 24 | volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR; |
ce574ff5 | 25 | |
6d0f6bcf | 26 | *decrementer_count = (gd->bus_clk / 4) / CONFIG_SYS_HZ; |
ce574ff5 KG |
27 | |
28 | /* Enable e300 time base */ | |
29 | ||
30 | immr->sysconf.spcr |= 0x00400000; | |
f046ccd1 EL |
31 | } |
32 | ||
33 | ||
34 | /* | |
35 | * Handle external interrupts | |
36 | */ | |
37 | ||
9d3915b2 | 38 | void external_interrupt(struct pt_regs *regs) |
f046ccd1 EL |
39 | { |
40 | } | |
41 | ||
42 | ||
43 | /* | |
44 | * Install and free an interrupt handler. | |
45 | */ | |
46 | ||
47 | void | |
9d3915b2 | 48 | irq_install_handler(int irq, interrupt_handler_t * handler, void *arg) |
f046ccd1 EL |
49 | { |
50 | } | |
51 | ||
52 | ||
9d3915b2 | 53 | void irq_free_handler(int irq) |
f046ccd1 EL |
54 | { |
55 | } | |
56 | ||
57 | ||
58 | void timer_interrupt_cpu (struct pt_regs *regs) | |
59 | { | |
60 | /* nothing to do here */ | |
61 | return; | |
62 | } | |
63 | ||
64 | ||
4431283c | 65 | #if defined(CONFIG_CMD_IRQ) |
f046ccd1 EL |
66 | |
67 | /* ripped this out of ppc4xx/interrupts.c */ | |
68 | ||
69 | /* | |
70 | * irqinfo - print information about PCI devices | |
71 | */ | |
72 | ||
73 | void | |
54841ab5 | 74 | do_irqinfo(cmd_tbl_t *cmdtp, bd_t *bd, int flag, int argc, char * const argv[]) |
f046ccd1 EL |
75 | { |
76 | } | |
77 | ||
4431283c | 78 | #endif |