]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
b9a1ef21 CK |
2 | /* |
3 | * Copyright (C) 2011 Samsung Electronics | |
4 | * | |
393cb361 | 5 | * Configuration settings for the SAMSUNG ORIGEN (EXYNOS4210) board. |
b9a1ef21 CK |
6 | */ |
7 | ||
bf7716d6 PW |
8 | #ifndef __CONFIG_ORIGEN_H |
9 | #define __CONFIG_ORIGEN_H | |
10 | ||
4c7bb1d2 | 11 | #include <configs/exynos4-common.h> |
bf7716d6 | 12 | |
b9a1ef21 | 13 | /* High Level Configuration Options */ |
393cb361 | 14 | #define CONFIG_EXYNOS4210 1 /* which is a EXYNOS4210 SoC */ |
b9a1ef21 CK |
15 | #define CONFIG_ORIGEN 1 /* working with ORIGEN*/ |
16 | ||
bf7716d6 | 17 | /* ORIGEN has 4 bank of DRAM */ |
b9a1ef21 | 18 | #define CONFIG_SYS_SDRAM_BASE 0x40000000 |
bf7716d6 PW |
19 | #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE |
20 | #define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */ | |
b9a1ef21 | 21 | |
bf7716d6 PW |
22 | /* Power Down Modes */ |
23 | #define S5P_CHECK_SLEEP 0x00000BAD | |
24 | #define S5P_CHECK_DIDLE 0xBAD00000 | |
25 | #define S5P_CHECK_LPA 0xABAD0000 | |
b9a1ef21 | 26 | |
98a48c5d | 27 | /* MMC SPL */ |
98a48c5d | 28 | #define COPY_BL2_FNPTR_ADDR 0x02020030 |
8a00061e | 29 | |
7741c8b8 GG |
30 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
31 | "loadaddr=0x40007000\0" \ | |
32 | "rdaddr=0x48000000\0" \ | |
33 | "kerneladdr=0x40007000\0" \ | |
34 | "ramdiskaddr=0x48000000\0" \ | |
35 | "console=ttySAC2,115200n8\0" \ | |
36 | "mmcdev=0\0" \ | |
37 | "bootenv=uEnv.txt\0" \ | |
38 | "loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \ | |
39 | "importbootenv=echo Importing environment from mmc ...; " \ | |
40 | "env import -t $loadaddr $filesize\0" \ | |
41 | "loadbootscript=load mmc ${mmcdev} ${loadaddr} boot.scr\0" \ | |
42 | "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \ | |
43 | "source ${loadaddr}\0" | |
b9a1ef21 | 44 | |
b9a1ef21 CK |
45 | /* MIU (Memory Interleaving Unit) */ |
46 | #define CONFIG_MIU_2BIT_21_7_INTERLEAVED | |
47 | ||
b9a1ef21 CK |
48 | #define RESERVE_BLOCK_SIZE (512) |
49 | #define BL1_SIZE (16 << 10) /*16 K reserved for BL1*/ | |
b9a1ef21 | 50 | |
643be9c0 | 51 | #define CONFIG_SYS_INIT_SP_ADDR 0x02040000 |
98a48c5d | 52 | |
b9a1ef21 | 53 | #endif /* __CONFIG_H */ |