]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | # SPDX-License-Identifier: GPL-2.0+ |
c609719b | 2 | # |
eca3aeb3 | 3 | # (C) Copyright 2000 - 2013 |
c609719b | 4 | # Wolfgang Denk, DENX Software Engineering, [email protected]. |
c609719b WD |
5 | |
6 | Summary: | |
7 | ======== | |
8 | ||
24ee89b9 | 9 | This directory contains the source code for U-Boot, a boot loader for |
e86e5a07 WD |
10 | Embedded boards based on PowerPC, ARM, MIPS and several other |
11 | processors, which can be installed in a boot ROM and used to | |
12 | initialize and test the hardware or to download and run application | |
13 | code. | |
c609719b WD |
14 | |
15 | The development of U-Boot is closely related to Linux: some parts of | |
24ee89b9 WD |
16 | the source code originate in the Linux source tree, we have some |
17 | header files in common, and special provision has been made to | |
c609719b WD |
18 | support booting of Linux images. |
19 | ||
20 | Some attention has been paid to make this software easily | |
21 | configurable and extendable. For instance, all monitor commands are | |
22 | implemented with the same call interface, so that it's very easy to | |
23 | add new commands. Also, instead of permanently adding rarely used | |
24 | code (for instance hardware test utilities) to the monitor, you can | |
25 | load and run it dynamically. | |
26 | ||
27 | ||
28 | Status: | |
29 | ======= | |
30 | ||
31 | In general, all boards for which a configuration option exists in the | |
24ee89b9 | 32 | Makefile have been tested to some extent and can be considered |
c609719b WD |
33 | "working". In fact, many of them are used in production systems. |
34 | ||
7207b366 RD |
35 | In case of problems see the CHANGELOG file to find out who contributed |
36 | the specific port. In addition, there are various MAINTAINERS files | |
37 | scattered throughout the U-Boot source identifying the people or | |
38 | companies responsible for various boards and subsystems. | |
c609719b | 39 | |
7207b366 RD |
40 | Note: As of August, 2010, there is no longer a CHANGELOG file in the |
41 | actual U-Boot source tree; however, it can be created dynamically | |
42 | from the Git log using: | |
adb9d851 RD |
43 | |
44 | make CHANGELOG | |
45 | ||
c609719b WD |
46 | |
47 | Where to get help: | |
48 | ================== | |
49 | ||
24ee89b9 | 50 | In case you have questions about, problems with or contributions for |
7207b366 | 51 | U-Boot, you should send a message to the U-Boot mailing list at |
0c32565f PT |
52 | <[email protected]>. There is also an archive of previous traffic |
53 | on the mailing list - please search the archive before asking FAQ's. | |
6681bbb5 NH |
54 | Please see https://lists.denx.de/pipermail/u-boot and |
55 | https://marc.info/?l=u-boot | |
c609719b | 56 | |
218ca724 WD |
57 | Where to get source code: |
58 | ========================= | |
59 | ||
7207b366 | 60 | The U-Boot source code is maintained in the Git repository at |
a3bbd0b9 HS |
61 | https://source.denx.de/u-boot/u-boot.git ; you can browse it online at |
62 | https://source.denx.de/u-boot/u-boot | |
218ca724 | 63 | |
c4bd51e2 | 64 | The "Tags" links on this page allow you to download tarballs of |
11ccc33f | 65 | any version you might be interested in. Official releases are also |
c4bd51e2 NH |
66 | available from the DENX file server through HTTPS or FTP. |
67 | https://ftp.denx.de/pub/u-boot/ | |
68 | ftp://ftp.denx.de/pub/u-boot/ | |
218ca724 WD |
69 | |
70 | ||
c609719b WD |
71 | Where we come from: |
72 | =================== | |
73 | ||
74 | - start from 8xxrom sources | |
047f6ec0 | 75 | - create PPCBoot project (https://sourceforge.net/projects/ppcboot) |
c609719b WD |
76 | - clean up code |
77 | - make it easier to add custom boards | |
78 | - make it possible to add other [PowerPC] CPUs | |
79 | - extend functions, especially: | |
80 | * Provide extended interface to Linux boot loader | |
81 | * S-Record download | |
82 | * network boot | |
9e5616de | 83 | * ATA disk / SCSI ... boot |
047f6ec0 | 84 | - create ARMBoot project (https://sourceforge.net/projects/armboot) |
c609719b | 85 | - add other CPU families (starting with ARM) |
047f6ec0 NH |
86 | - create U-Boot project (https://sourceforge.net/projects/u-boot) |
87 | - current project page: see https://www.denx.de/wiki/U-Boot | |
24ee89b9 WD |
88 | |
89 | ||
90 | Names and Spelling: | |
91 | =================== | |
92 | ||
93 | The "official" name of this project is "Das U-Boot". The spelling | |
94 | "U-Boot" shall be used in all written text (documentation, comments | |
95 | in source files etc.). Example: | |
96 | ||
97 | This is the README file for the U-Boot project. | |
98 | ||
99 | File names etc. shall be based on the string "u-boot". Examples: | |
100 | ||
101 | include/asm-ppc/u-boot.h | |
102 | ||
103 | #include <asm/u-boot.h> | |
104 | ||
105 | Variable names, preprocessor constants etc. shall be either based on | |
106 | the string "u_boot" or on "U_BOOT". Example: | |
107 | ||
108 | U_BOOT_VERSION u_boot_logo | |
109 | IH_OS_U_BOOT u_boot_hush_start | |
c609719b WD |
110 | |
111 | ||
93f19cc0 WD |
112 | Versioning: |
113 | =========== | |
114 | ||
360d883a TW |
115 | Starting with the release in October 2008, the names of the releases |
116 | were changed from numerical release numbers without deeper meaning | |
117 | into a time stamp based numbering. Regular releases are identified by | |
118 | names consisting of the calendar year and month of the release date. | |
119 | Additional fields (if present) indicate release candidates or bug fix | |
120 | releases in "stable" maintenance trees. | |
121 | ||
122 | Examples: | |
c0f40859 | 123 | U-Boot v2009.11 - Release November 2009 |
360d883a | 124 | U-Boot v2009.11.1 - Release 1 in version November 2009 stable tree |
0de21ecb | 125 | U-Boot v2010.09-rc1 - Release candidate 1 for September 2010 release |
93f19cc0 WD |
126 | |
127 | ||
c609719b WD |
128 | Directory Hierarchy: |
129 | ==================== | |
130 | ||
6e73ed00 | 131 | /arch Architecture-specific files |
6eae68e4 | 132 | /arc Files generic to ARC architecture |
8d321b81 | 133 | /arm Files generic to ARM architecture |
8d321b81 | 134 | /m68k Files generic to m68k architecture |
8d321b81 | 135 | /microblaze Files generic to microblaze architecture |
8d321b81 | 136 | /mips Files generic to MIPS architecture |
8d321b81 | 137 | /nios2 Files generic to Altera NIOS2 architecture |
a47a12be | 138 | /powerpc Files generic to PowerPC architecture |
3fafced7 | 139 | /riscv Files generic to RISC-V architecture |
7207b366 | 140 | /sandbox Files generic to HW-independent "sandbox" |
8d321b81 | 141 | /sh Files generic to SH architecture |
33c7731b | 142 | /x86 Files generic to x86 architecture |
e4eb313a | 143 | /xtensa Files generic to Xtensa architecture |
6e73ed00 SG |
144 | /api Machine/arch-independent API for external apps |
145 | /board Board-dependent files | |
19a91f24 | 146 | /boot Support for images and booting |
740f7e5c | 147 | /cmd U-Boot commands functions |
6e73ed00 | 148 | /common Misc architecture-independent functions |
7207b366 | 149 | /configs Board default configuration files |
8d321b81 | 150 | /disk Code for disk drive partition handling |
6e73ed00 SG |
151 | /doc Documentation (a mix of ReST and READMEs) |
152 | /drivers Device drivers | |
153 | /dts Makefile for building internal U-Boot fdt. | |
154 | /env Environment support | |
8d321b81 PT |
155 | /examples Example code for standalone applications, etc. |
156 | /fs Filesystem code (cramfs, ext2, jffs2, etc.) | |
157 | /include Header Files | |
7207b366 RD |
158 | /lib Library routines generic to all architectures |
159 | /Licenses Various license files | |
8d321b81 PT |
160 | /net Networking code |
161 | /post Power On Self Test | |
7207b366 RD |
162 | /scripts Various build scripts and Makefiles |
163 | /test Various unit test files | |
6e73ed00 | 164 | /tools Tools to build and sign FIT images, etc. |
c609719b | 165 | |
c609719b WD |
166 | Software Configuration: |
167 | ======================= | |
168 | ||
169 | Configuration is usually done using C preprocessor defines; the | |
170 | rationale behind that is to avoid dead code whenever possible. | |
171 | ||
172 | There are two classes of configuration variables: | |
173 | ||
174 | * Configuration _OPTIONS_: | |
175 | These are selectable by the user and have names beginning with | |
176 | "CONFIG_". | |
177 | ||
178 | * Configuration _SETTINGS_: | |
179 | These depend on the hardware etc. and should not be meddled with if | |
180 | you don't know what you're doing; they have names beginning with | |
6d0f6bcf | 181 | "CONFIG_SYS_". |
c609719b | 182 | |
7207b366 RD |
183 | Previously, all configuration was done by hand, which involved creating |
184 | symbolic links and editing configuration files manually. More recently, | |
185 | U-Boot has added the Kbuild infrastructure used by the Linux kernel, | |
186 | allowing you to use the "make menuconfig" command to configure your | |
187 | build. | |
c609719b WD |
188 | |
189 | ||
190 | Selection of Processor Architecture and Board Type: | |
191 | --------------------------------------------------- | |
192 | ||
193 | For all supported boards there are ready-to-use default | |
ab584d67 | 194 | configurations available; just type "make <board_name>_defconfig". |
c609719b WD |
195 | |
196 | Example: For a TQM823L module type: | |
197 | ||
198 | cd u-boot | |
ab584d67 | 199 | make TQM823L_defconfig |
c609719b | 200 | |
7207b366 RD |
201 | Note: If you're looking for the default configuration file for a board |
202 | you're sure used to be there but is now missing, check the file | |
203 | doc/README.scrapyard for a list of no longer supported boards. | |
c609719b | 204 | |
75b3c3aa SG |
205 | Sandbox Environment: |
206 | -------------------- | |
207 | ||
208 | U-Boot can be built natively to run on a Linux host using the 'sandbox' | |
209 | board. This allows feature development which is not board- or architecture- | |
210 | specific to be undertaken on a native platform. The sandbox is also used to | |
211 | run some of U-Boot's tests. | |
212 | ||
bbb140ed | 213 | See doc/arch/sandbox.rst for more details. |
75b3c3aa SG |
214 | |
215 | ||
db910353 SG |
216 | Board Initialisation Flow: |
217 | -------------------------- | |
218 | ||
219 | This is the intended start-up flow for boards. This should apply for both | |
7207b366 RD |
220 | SPL and U-Boot proper (i.e. they both follow the same rules). |
221 | ||
222 | Note: "SPL" stands for "Secondary Program Loader," which is explained in | |
223 | more detail later in this file. | |
224 | ||
225 | At present, SPL mostly uses a separate code path, but the function names | |
226 | and roles of each function are the same. Some boards or architectures | |
227 | may not conform to this. At least most ARM boards which use | |
228 | CONFIG_SPL_FRAMEWORK conform to this. | |
229 | ||
230 | Execution typically starts with an architecture-specific (and possibly | |
231 | CPU-specific) start.S file, such as: | |
232 | ||
233 | - arch/arm/cpu/armv7/start.S | |
234 | - arch/powerpc/cpu/mpc83xx/start.S | |
235 | - arch/mips/cpu/start.S | |
db910353 | 236 | |
7207b366 RD |
237 | and so on. From there, three functions are called; the purpose and |
238 | limitations of each of these functions are described below. | |
db910353 SG |
239 | |
240 | lowlevel_init(): | |
241 | - purpose: essential init to permit execution to reach board_init_f() | |
242 | - no global_data or BSS | |
243 | - there is no stack (ARMv7 may have one but it will soon be removed) | |
244 | - must not set up SDRAM or use console | |
245 | - must only do the bare minimum to allow execution to continue to | |
246 | board_init_f() | |
247 | - this is almost never needed | |
248 | - return normally from this function | |
249 | ||
250 | board_init_f(): | |
251 | - purpose: set up the machine ready for running board_init_r(): | |
252 | i.e. SDRAM and serial UART | |
253 | - global_data is available | |
254 | - stack is in SRAM | |
255 | - BSS is not available, so you cannot use global/static variables, | |
256 | only stack variables and global_data | |
257 | ||
258 | Non-SPL-specific notes: | |
259 | - dram_init() is called to set up DRAM. If already done in SPL this | |
260 | can do nothing | |
261 | ||
262 | SPL-specific notes: | |
263 | - you can override the entire board_init_f() function with your own | |
264 | version as needed. | |
265 | - preloader_console_init() can be called here in extremis | |
266 | - should set up SDRAM, and anything needed to make the UART work | |
499696e4 | 267 | - there is no need to clear BSS, it will be done by crt0.S |
1425465a AD |
268 | - for specific scenarios on certain architectures an early BSS *can* |
269 | be made available (via CONFIG_SPL_EARLY_BSS by moving the clearing | |
270 | of BSS prior to entering board_init_f()) but doing so is discouraged. | |
271 | Instead it is strongly recommended to architect any code changes | |
272 | or additions such to not depend on the availability of BSS during | |
273 | board_init_f() as indicated in other sections of this README to | |
274 | maintain compatibility and consistency across the entire code base. | |
db910353 SG |
275 | - must return normally from this function (don't call board_init_r() |
276 | directly) | |
277 | ||
278 | Here the BSS is cleared. For SPL, if CONFIG_SPL_STACK_R is defined, then at | |
279 | this point the stack and global_data are relocated to below | |
280 | CONFIG_SPL_STACK_R_ADDR. For non-SPL, U-Boot is relocated to run at the top of | |
281 | memory. | |
282 | ||
283 | board_init_r(): | |
284 | - purpose: main execution, common code | |
285 | - global_data is available | |
286 | - SDRAM is available | |
287 | - BSS is available, all static/global variables can be used | |
288 | - execution eventually continues to main_loop() | |
289 | ||
290 | Non-SPL-specific notes: | |
291 | - U-Boot is relocated to the top of memory and is now running from | |
292 | there. | |
293 | ||
294 | SPL-specific notes: | |
295 | - stack is optionally in SDRAM, if CONFIG_SPL_STACK_R is defined and | |
296 | CONFIG_SPL_STACK_R_ADDR points into SDRAM | |
297 | - preloader_console_init() can be called here - typically this is | |
0680f1b1 | 298 | done by selecting CONFIG_SPL_BOARD_INIT and then supplying a |
db910353 SG |
299 | spl_board_init() function containing this call |
300 | - loads U-Boot or (in falcon mode) Linux | |
301 | ||
302 | ||
c609719b WD |
303 | Configuration Options: |
304 | ---------------------- | |
305 | ||
306 | Configuration depends on the combination of board and CPU type; all | |
307 | such information is kept in a configuration file | |
308 | "include/configs/<board_name>.h". | |
309 | ||
310 | Example: For a TQM823L module, all configuration settings are in | |
311 | "include/configs/TQM823L.h". | |
312 | ||
313 | ||
7f6c2cbc WD |
314 | Many of the options are named exactly as the corresponding Linux |
315 | kernel configuration options. The intention is to make it easier to | |
316 | build a config tool - later. | |
317 | ||
63b2316c AK |
318 | - ARM Platform Bus Type(CCI): |
319 | CoreLink Cache Coherent Interconnect (CCI) is ARM BUS which | |
320 | provides full cache coherency between two clusters of multi-core | |
321 | CPUs and I/O coherency for devices and I/O masters | |
322 | ||
323 | CONFIG_SYS_FSL_HAS_CCI400 | |
324 | ||
325 | Defined For SoC that has cache coherent interconnect | |
326 | CCN-400 | |
7f6c2cbc | 327 | |
c055cee1 AK |
328 | CONFIG_SYS_FSL_HAS_CCN504 |
329 | ||
330 | Defined for SoC that has cache coherent interconnect CCN-504 | |
331 | ||
c609719b WD |
332 | The following options need to be configured: |
333 | ||
2628114e KP |
334 | - CPU Type: Define exactly one, e.g. CONFIG_MPC85XX. |
335 | ||
336 | - Board Type: Define exactly one, e.g. CONFIG_MPC8540ADS. | |
6ccec449 | 337 | |
66412c63 | 338 | - 85xx CPU Options: |
ffd06e02 YS |
339 | CONFIG_SYS_PPC64 |
340 | ||
341 | Specifies that the core is a 64-bit PowerPC implementation (implements | |
342 | the "64" category of the Power ISA). This is necessary for ePAPR | |
343 | compliance, among other possible reasons. | |
344 | ||
66412c63 KG |
345 | CONFIG_SYS_FSL_TBCLK_DIV |
346 | ||
347 | Defines the core time base clock divider ratio compared to the | |
348 | system clock. On most PQ3 devices this is 8, on newer QorIQ | |
349 | devices it can be 16 or 32. The ratio varies from SoC to Soc. | |
350 | ||
8f29084a KG |
351 | CONFIG_SYS_FSL_PCIE_COMPAT |
352 | ||
353 | Defines the string to utilize when trying to match PCIe device | |
354 | tree nodes for the given platform. | |
355 | ||
33eee330 SW |
356 | CONFIG_SYS_FSL_ERRATUM_A004510 |
357 | ||
358 | Enables a workaround for erratum A004510. If set, | |
359 | then CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV and | |
360 | CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY must be set. | |
361 | ||
362 | CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV | |
363 | CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 (optional) | |
364 | ||
365 | Defines one or two SoC revisions (low 8 bits of SVR) | |
366 | for which the A004510 workaround should be applied. | |
367 | ||
368 | The rest of SVR is either not relevant to the decision | |
369 | of whether the erratum is present (e.g. p2040 versus | |
370 | p2041) or is implied by the build target, which controls | |
371 | whether CONFIG_SYS_FSL_ERRATUM_A004510 is set. | |
372 | ||
373 | See Freescale App Note 4493 for more information about | |
374 | this erratum. | |
375 | ||
376 | CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY | |
377 | ||
378 | This is the value to write into CCSR offset 0x18600 | |
379 | according to the A004510 workaround. | |
380 | ||
64501c66 PJ |
381 | CONFIG_SYS_FSL_DSP_DDR_ADDR |
382 | This value denotes start offset of DDR memory which is | |
383 | connected exclusively to the DSP cores. | |
384 | ||
765b0bdb PJ |
385 | CONFIG_SYS_FSL_DSP_M2_RAM_ADDR |
386 | This value denotes start offset of M2 memory | |
387 | which is directly connected to the DSP core. | |
388 | ||
64501c66 PJ |
389 | CONFIG_SYS_FSL_DSP_M3_RAM_ADDR |
390 | This value denotes start offset of M3 memory which is directly | |
391 | connected to the DSP core. | |
392 | ||
765b0bdb PJ |
393 | CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT |
394 | This value denotes start offset of DSP CCSR space. | |
395 | ||
b135991a PJ |
396 | CONFIG_SYS_FSL_SINGLE_SOURCE_CLK |
397 | Single Source Clock is clocking mode present in some of FSL SoC's. | |
398 | In this mode, a single differential clock is used to supply | |
399 | clocks to the sysclock, ddrclock and usbclock. | |
400 | ||
fb4a2409 AB |
401 | CONFIG_SYS_CPC_REINIT_F |
402 | This CONFIG is defined when the CPC is configured as SRAM at the | |
a187559e | 403 | time of U-Boot entry and is required to be re-initialized. |
fb4a2409 | 404 | |
6cb461b4 DS |
405 | - Generic CPU options: |
406 | CONFIG_SYS_BIG_ENDIAN, CONFIG_SYS_LITTLE_ENDIAN | |
407 | ||
408 | Defines the endianess of the CPU. Implementation of those | |
409 | values is arch specific. | |
410 | ||
5614e71b YS |
411 | CONFIG_SYS_FSL_DDR |
412 | Freescale DDR driver in use. This type of DDR controller is | |
1c58857a | 413 | found in mpc83xx, mpc85xx as well as some ARM core SoCs. |
5614e71b YS |
414 | |
415 | CONFIG_SYS_FSL_DDR_ADDR | |
416 | Freescale DDR memory-mapped register base. | |
417 | ||
418 | CONFIG_SYS_FSL_DDR_EMU | |
419 | Specify emulator support for DDR. Some DDR features such as | |
420 | deskew training are not available. | |
421 | ||
422 | CONFIG_SYS_FSL_DDRC_GEN1 | |
423 | Freescale DDR1 controller. | |
424 | ||
425 | CONFIG_SYS_FSL_DDRC_GEN2 | |
426 | Freescale DDR2 controller. | |
427 | ||
428 | CONFIG_SYS_FSL_DDRC_GEN3 | |
429 | Freescale DDR3 controller. | |
430 | ||
34e026f9 YS |
431 | CONFIG_SYS_FSL_DDRC_GEN4 |
432 | Freescale DDR4 controller. | |
433 | ||
9ac4ffbd YS |
434 | CONFIG_SYS_FSL_DDRC_ARM_GEN3 |
435 | Freescale DDR3 controller for ARM-based SoCs. | |
436 | ||
5614e71b YS |
437 | CONFIG_SYS_FSL_DDR1 |
438 | Board config to use DDR1. It can be enabled for SoCs with | |
439 | Freescale DDR1 or DDR2 controllers, depending on the board | |
440 | implemetation. | |
441 | ||
442 | CONFIG_SYS_FSL_DDR2 | |
62a3b7dd | 443 | Board config to use DDR2. It can be enabled for SoCs with |
5614e71b YS |
444 | Freescale DDR2 or DDR3 controllers, depending on the board |
445 | implementation. | |
446 | ||
447 | CONFIG_SYS_FSL_DDR3 | |
448 | Board config to use DDR3. It can be enabled for SoCs with | |
34e026f9 YS |
449 | Freescale DDR3 or DDR3L controllers. |
450 | ||
451 | CONFIG_SYS_FSL_DDR3L | |
452 | Board config to use DDR3L. It can be enabled for SoCs with | |
453 | DDR3L controllers. | |
5614e71b | 454 | |
1b4175d6 PK |
455 | CONFIG_SYS_FSL_IFC_BE |
456 | Defines the IFC controller register space as Big Endian | |
457 | ||
458 | CONFIG_SYS_FSL_IFC_LE | |
459 | Defines the IFC controller register space as Little Endian | |
460 | ||
1c40707e PK |
461 | CONFIG_SYS_FSL_IFC_CLK_DIV |
462 | Defines divider of platform clock(clock input to IFC controller). | |
463 | ||
add63f94 PK |
464 | CONFIG_SYS_FSL_LBC_CLK_DIV |
465 | Defines divider of platform clock(clock input to eLBC controller). | |
466 | ||
4e5b1bd0 YS |
467 | CONFIG_SYS_FSL_DDR_BE |
468 | Defines the DDR controller register space as Big Endian | |
469 | ||
470 | CONFIG_SYS_FSL_DDR_LE | |
471 | Defines the DDR controller register space as Little Endian | |
472 | ||
6b9e309a YS |
473 | CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY |
474 | Physical address from the view of DDR controllers. It is the | |
475 | same as CONFIG_SYS_DDR_SDRAM_BASE for all Power SoCs. But | |
476 | it could be different for ARM SoCs. | |
477 | ||
6b1e1254 YS |
478 | CONFIG_SYS_FSL_DDR_INTLV_256B |
479 | DDR controller interleaving on 256-byte. This is a special | |
480 | interleaving mode, handled by Dickens for Freescale layerscape | |
481 | SoCs with ARM core. | |
482 | ||
1d71efbb YS |
483 | CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS |
484 | Number of controllers used as main memory. | |
485 | ||
486 | CONFIG_SYS_FSL_OTHER_DDR_NUM_CTRLS | |
487 | Number of controllers used for other than main memory. | |
488 | ||
028dbb8d RG |
489 | CONFIG_SYS_FSL_SEC_BE |
490 | Defines the SEC controller register space as Big Endian | |
491 | ||
492 | CONFIG_SYS_FSL_SEC_LE | |
493 | Defines the SEC controller register space as Little Endian | |
494 | ||
92bbd64e DS |
495 | - MIPS CPU options: |
496 | CONFIG_SYS_INIT_SP_OFFSET | |
497 | ||
498 | Offset relative to CONFIG_SYS_SDRAM_BASE for initial stack | |
499 | pointer. This is needed for the temporary stack before | |
500 | relocation. | |
501 | ||
92bbd64e DS |
502 | CONFIG_XWAY_SWAP_BYTES |
503 | ||
504 | Enable compilation of tools/xway-swap-bytes needed for Lantiq | |
505 | XWAY SoCs for booting from NOR flash. The U-Boot image needs to | |
506 | be swapped if a flash programmer is used. | |
507 | ||
b67d8816 CR |
508 | - ARM options: |
509 | CONFIG_SYS_EXCEPTION_VECTORS_HIGH | |
510 | ||
511 | Select high exception vectors of the ARM core, e.g., do not | |
512 | clear the V bit of the c1 register of CP15. | |
513 | ||
207774b2 YS |
514 | COUNTER_FREQUENCY |
515 | Generic timer clock source frequency. | |
516 | ||
517 | COUNTER_FREQUENCY_REAL | |
518 | Generic timer clock source frequency if the real clock is | |
519 | different from COUNTER_FREQUENCY, and can only be determined | |
520 | at run time. | |
521 | ||
73c38934 SW |
522 | - Tegra SoC options: |
523 | CONFIG_TEGRA_SUPPORT_NON_SECURE | |
524 | ||
525 | Support executing U-Boot in non-secure (NS) mode. Certain | |
526 | impossible actions will be skipped if the CPU is in NS mode, | |
527 | such as ARM architectural timer initialization. | |
528 | ||
5da627a4 | 529 | - Linux Kernel Interface: |
5da627a4 WD |
530 | CONFIG_MEMSIZE_IN_BYTES [relevant for MIPS only] |
531 | ||
b445bbb4 | 532 | When transferring memsize parameter to Linux, some versions |
5da627a4 WD |
533 | expect it to be in bytes, others in MB. |
534 | Define CONFIG_MEMSIZE_IN_BYTES to make it in bytes. | |
535 | ||
fec6d9ee | 536 | CONFIG_OF_LIBFDT |
f57f70aa WD |
537 | |
538 | New kernel versions are expecting firmware settings to be | |
213bf8c8 GVB |
539 | passed using flattened device trees (based on open firmware |
540 | concepts). | |
541 | ||
542 | CONFIG_OF_LIBFDT | |
543 | * New libfdt-based support | |
544 | * Adds the "fdt" command | |
3bb342fc | 545 | * The bootm command automatically updates the fdt |
213bf8c8 | 546 | |
f57f70aa WD |
547 | OF_TBCLK - The timebase frequency. |
548 | ||
11ccc33f MZ |
549 | boards with QUICC Engines require OF_QE to set UCC MAC |
550 | addresses | |
3bb342fc | 551 | |
3887c3fb HS |
552 | CONFIG_OF_IDE_FIXUP |
553 | ||
554 | U-Boot can detect if an IDE device is present or not. | |
555 | If not, and this new config option is activated, U-Boot | |
556 | removes the ATA node from the DTS before booting Linux, | |
557 | so the Linux IDE driver does not probe the device and | |
558 | crash. This is needed for buggy hardware (uc101) where | |
559 | no pull down resistor is connected to the signal IDE5V_DD7. | |
560 | ||
0b2f4eca NG |
561 | - vxWorks boot parameters: |
562 | ||
563 | bootvx constructs a valid bootline using the following | |
9e98b7e3 BM |
564 | environments variables: bootdev, bootfile, ipaddr, netmask, |
565 | serverip, gatewayip, hostname, othbootargs. | |
0b2f4eca NG |
566 | It loads the vxWorks image pointed bootfile. |
567 | ||
81a05d9b | 568 | Note: If a "bootargs" environment is defined, it will override |
0b2f4eca NG |
569 | the defaults discussed just above. |
570 | ||
93bc2193 A |
571 | - Cache Configuration for ARM: |
572 | CONFIG_SYS_L2_PL310 - Enable support for ARM PL310 L2 cache | |
573 | controller | |
574 | CONFIG_SYS_PL310_BASE - Physical base address of PL310 | |
575 | controller register space | |
576 | ||
6705d81e | 577 | - Serial Ports: |
6705d81e WD |
578 | CONFIG_PL011_CLOCK |
579 | ||
580 | If you have Amba PrimeCell PL011 UARTs, set this variable to | |
581 | the clock speed of the UARTs. | |
582 | ||
583 | CONFIG_PL01x_PORTS | |
584 | ||
585 | If you have Amba PrimeCell PL010 or PL011 UARTs on your board, | |
586 | define this to a list of base addresses for each (supported) | |
587 | port. See e.g. include/configs/versatile.h | |
588 | ||
d57dee57 KM |
589 | CONFIG_SERIAL_HW_FLOW_CONTROL |
590 | ||
591 | Define this variable to enable hw flow control in serial driver. | |
592 | Current user of this option is drivers/serial/nsl16550.c driver | |
6705d81e | 593 | |
c609719b WD |
594 | - Serial Download Echo Mode: |
595 | CONFIG_LOADS_ECHO | |
596 | If defined to 1, all characters received during a | |
597 | serial download (using the "loads" command) are | |
598 | echoed back. This might be needed by some terminal | |
599 | emulations (like "cu"), but may as well just take | |
600 | time on others. This setting #define's the initial | |
601 | value of the "loads_echo" environment variable. | |
602 | ||
302a6487 SG |
603 | - Removal of commands |
604 | If no commands are needed to boot, you can disable | |
605 | CONFIG_CMDLINE to remove them. In this case, the command line | |
606 | will not be available, and when U-Boot wants to execute the | |
607 | boot command (on start-up) it will call board_run_command() | |
608 | instead. This can reduce image size significantly for very | |
609 | simple boot procedures. | |
610 | ||
a5ecbe62 WD |
611 | - Regular expression support: |
612 | CONFIG_REGEX | |
93e14596 WD |
613 | If this variable is defined, U-Boot is linked against |
614 | the SLRE (Super Light Regular Expression) library, | |
615 | which adds regex support to some commands, as for | |
616 | example "env grep" and "setexpr". | |
a5ecbe62 | 617 | |
c609719b | 618 | - Watchdog: |
933ada56 RV |
619 | CONFIG_SYS_WATCHDOG_FREQ |
620 | Some platforms automatically call WATCHDOG_RESET() | |
621 | from the timer interrupt handler every | |
622 | CONFIG_SYS_WATCHDOG_FREQ interrupts. If not set by the | |
623 | board configuration file, a default of CONFIG_SYS_HZ/2 | |
624 | (i.e. 500) is used. Setting CONFIG_SYS_WATCHDOG_FREQ | |
625 | to 0 disables calling WATCHDOG_RESET() from the timer | |
626 | interrupt. | |
627 | ||
c609719b WD |
628 | - Real-Time Clock: |
629 | ||
602ad3b3 | 630 | When CONFIG_CMD_DATE is selected, the type of the RTC |
c609719b WD |
631 | has to be selected, too. Define exactly one of the |
632 | following options: | |
633 | ||
c609719b | 634 | CONFIG_RTC_PCF8563 - use Philips PCF8563 RTC |
4e8b7544 | 635 | CONFIG_RTC_MC13XXX - use MC13783 or MC13892 RTC |
c609719b | 636 | CONFIG_RTC_MC146818 - use MC146818 RTC |
1cb8e980 | 637 | CONFIG_RTC_DS1307 - use Maxim, Inc. DS1307 RTC |
c609719b | 638 | CONFIG_RTC_DS1337 - use Maxim, Inc. DS1337 RTC |
7f70e853 | 639 | CONFIG_RTC_DS1338 - use Maxim, Inc. DS1338 RTC |
412921d2 | 640 | CONFIG_RTC_DS1339 - use Maxim, Inc. DS1339 RTC |
3bac3513 | 641 | CONFIG_RTC_DS164x - use Dallas DS164x RTC |
9536dfcc | 642 | CONFIG_RTC_ISL1208 - use Intersil ISL1208 RTC |
4c0d4c3b | 643 | CONFIG_RTC_MAX6900 - use Maxim, Inc. MAX6900 RTC |
2bd3cab3 | 644 | CONFIG_RTC_DS1337_NOOSC - Turn off the OSC output for DS1337 |
71d19f30 HS |
645 | CONFIG_SYS_RV3029_TCR - enable trickle charger on |
646 | RV3029 RTC. | |
c609719b | 647 | |
b37c7e5e WD |
648 | Note that if the RTC uses I2C, then the I2C interface |
649 | must also be configured. See I2C Support, below. | |
650 | ||
e92739d3 PT |
651 | - GPIO Support: |
652 | CONFIG_PCA953X - use NXP's PCA953X series I2C GPIO | |
e92739d3 | 653 | |
5dec49ca CP |
654 | The CONFIG_SYS_I2C_PCA953X_WIDTH option specifies a list of |
655 | chip-ngpio pairs that tell the PCA953X driver the number of | |
656 | pins supported by a particular chip. | |
657 | ||
e92739d3 PT |
658 | Note that if the GPIO device uses I2C, then the I2C interface |
659 | must also be configured. See I2C Support, below. | |
660 | ||
aa53233a SG |
661 | - I/O tracing: |
662 | When CONFIG_IO_TRACE is selected, U-Boot intercepts all I/O | |
663 | accesses and can checksum them or write a list of them out | |
664 | to memory. See the 'iotrace' command for details. This is | |
665 | useful for testing device drivers since it can confirm that | |
666 | the driver behaves the same way before and after a code | |
667 | change. Currently this is supported on sandbox and arm. To | |
668 | add support for your architecture, add '#include <iotrace.h>' | |
669 | to the bottom of arch/<arch>/include/asm/io.h and test. | |
670 | ||
671 | Example output from the 'iotrace stats' command is below. | |
672 | Note that if the trace buffer is exhausted, the checksum will | |
673 | still continue to operate. | |
674 | ||
675 | iotrace is enabled | |
676 | Start: 10000000 (buffer start address) | |
677 | Size: 00010000 (buffer size) | |
678 | Offset: 00000120 (current buffer offset) | |
679 | Output: 10000120 (start + offset) | |
680 | Count: 00000018 (number of trace records) | |
681 | CRC32: 9526fb66 (CRC32 of all trace records) | |
682 | ||
c609719b WD |
683 | - Timestamp Support: |
684 | ||
43d9616c WD |
685 | When CONFIG_TIMESTAMP is selected, the timestamp |
686 | (date and time) of an image is printed by image | |
687 | commands like bootm or iminfo. This option is | |
602ad3b3 | 688 | automatically enabled when you select CONFIG_CMD_DATE . |
c609719b | 689 | |
923c46f9 KP |
690 | - Partition Labels (disklabels) Supported: |
691 | Zero or more of the following: | |
692 | CONFIG_MAC_PARTITION Apple's MacOS partition table. | |
923c46f9 KP |
693 | CONFIG_ISO_PARTITION ISO partition table, used on CDROM etc. |
694 | CONFIG_EFI_PARTITION GPT partition table, common when EFI is the | |
695 | bootloader. Note 2TB partition limit; see | |
696 | disk/part_efi.c | |
c649e3c9 | 697 | CONFIG_SCSI) you must configure support for at |
923c46f9 | 698 | least one non-MTD partition type as well. |
c609719b | 699 | |
c40b2956 WD |
700 | - LBA48 Support |
701 | CONFIG_LBA48 | |
702 | ||
703 | Set this to enable support for disks larger than 137GB | |
4b142feb | 704 | Also look at CONFIG_SYS_64BIT_LBA. |
c40b2956 WD |
705 | Whithout these , LBA48 support uses 32bit variables and will 'only' |
706 | support disks up to 2.1TB. | |
707 | ||
6d0f6bcf | 708 | CONFIG_SYS_64BIT_LBA: |
c40b2956 WD |
709 | When enabled, makes the IDE subsystem use 64bit sector addresses. |
710 | Default is 32bit. | |
711 | ||
c609719b | 712 | - NETWORK Support (PCI): |
ce5207e1 KM |
713 | CONFIG_E1000_SPI |
714 | Utility code for direct access to the SPI bus on Intel 8257x. | |
715 | This does not do anything useful unless you set at least one | |
716 | of CONFIG_CMD_E1000 or CONFIG_E1000_SPI_GENERIC. | |
717 | ||
c609719b WD |
718 | CONFIG_NATSEMI |
719 | Support for National dp83815 chips. | |
720 | ||
721 | CONFIG_NS8382X | |
722 | Support for National dp8382[01] gigabit chips. | |
723 | ||
45219c46 | 724 | - NETWORK Support (other): |
efdd7319 RH |
725 | CONFIG_CALXEDA_XGMAC |
726 | Support for the Calxeda XGMAC device | |
727 | ||
3bb46d23 | 728 | CONFIG_LAN91C96 |
45219c46 WD |
729 | Support for SMSC's LAN91C96 chips. |
730 | ||
45219c46 WD |
731 | CONFIG_LAN91C96_USE_32_BIT |
732 | Define this to enable 32 bit addressing | |
733 | ||
3bb46d23 | 734 | CONFIG_SMC91111 |
f39748ae WD |
735 | Support for SMSC's LAN91C111 chip |
736 | ||
737 | CONFIG_SMC91111_BASE | |
738 | Define this to hold the physical address | |
739 | of the device (I/O space) | |
740 | ||
741 | CONFIG_SMC_USE_32_BIT | |
742 | Define this if data bus is 32 bits | |
743 | ||
744 | CONFIG_SMC_USE_IOFUNCS | |
745 | Define this to use i/o functions instead of macros | |
746 | (some hardware wont work with macros) | |
747 | ||
dc02bada HS |
748 | CONFIG_SYS_DAVINCI_EMAC_PHY_COUNT |
749 | Define this if you have more then 3 PHYs. | |
750 | ||
b3dbf4a5 ML |
751 | CONFIG_FTGMAC100 |
752 | Support for Faraday's FTGMAC100 Gigabit SoC Ethernet | |
753 | ||
754 | CONFIG_FTGMAC100_EGIGA | |
755 | Define this to use GE link update with gigabit PHY. | |
756 | Define this if FTGMAC100 is connected to gigabit PHY. | |
757 | If your system has 10/100 PHY only, it might not occur | |
758 | wrong behavior. Because PHY usually return timeout or | |
759 | useless data when polling gigabit status and gigabit | |
760 | control registers. This behavior won't affect the | |
761 | correctnessof 10/100 link speed update. | |
762 | ||
3d0075fa YS |
763 | CONFIG_SH_ETHER |
764 | Support for Renesas on-chip Ethernet controller | |
765 | ||
766 | CONFIG_SH_ETHER_USE_PORT | |
767 | Define the number of ports to be used | |
768 | ||
769 | CONFIG_SH_ETHER_PHY_ADDR | |
770 | Define the ETH PHY's address | |
771 | ||
68260aab YS |
772 | CONFIG_SH_ETHER_CACHE_WRITEBACK |
773 | If this option is set, the driver enables cache flush. | |
774 | ||
5e124724 | 775 | - TPM Support: |
90899cc0 CC |
776 | CONFIG_TPM |
777 | Support TPM devices. | |
778 | ||
0766ad2f CR |
779 | CONFIG_TPM_TIS_INFINEON |
780 | Support for Infineon i2c bus TPM devices. Only one device | |
1b393db5 TWHT |
781 | per system is supported at this time. |
782 | ||
1b393db5 TWHT |
783 | CONFIG_TPM_TIS_I2C_BURST_LIMITATION |
784 | Define the burst count bytes upper limit | |
785 | ||
3aa74088 CR |
786 | CONFIG_TPM_ST33ZP24 |
787 | Support for STMicroelectronics TPM devices. Requires DM_TPM support. | |
788 | ||
789 | CONFIG_TPM_ST33ZP24_I2C | |
790 | Support for STMicroelectronics ST33ZP24 I2C devices. | |
791 | Requires TPM_ST33ZP24 and I2C. | |
792 | ||
b75fdc11 CR |
793 | CONFIG_TPM_ST33ZP24_SPI |
794 | Support for STMicroelectronics ST33ZP24 SPI devices. | |
795 | Requires TPM_ST33ZP24 and SPI. | |
796 | ||
c01939c7 DE |
797 | CONFIG_TPM_ATMEL_TWI |
798 | Support for Atmel TWI TPM device. Requires I2C support. | |
799 | ||
90899cc0 | 800 | CONFIG_TPM_TIS_LPC |
5e124724 VB |
801 | Support for generic parallel port TPM devices. Only one device |
802 | per system is supported at this time. | |
803 | ||
804 | CONFIG_TPM_TIS_BASE_ADDRESS | |
805 | Base address where the generic TPM device is mapped | |
806 | to. Contemporary x86 systems usually map it at | |
807 | 0xfed40000. | |
808 | ||
be6c1529 RP |
809 | CONFIG_TPM |
810 | Define this to enable the TPM support library which provides | |
811 | functional interfaces to some TPM commands. | |
812 | Requires support for a TPM device. | |
813 | ||
814 | CONFIG_TPM_AUTH_SESSIONS | |
815 | Define this to enable authorized functions in the TPM library. | |
816 | Requires CONFIG_TPM and CONFIG_SHA1. | |
817 | ||
c609719b WD |
818 | - USB Support: |
819 | At the moment only the UHCI host controller is | |
064b55cf | 820 | supported (PIP405, MIP405); define |
c609719b WD |
821 | CONFIG_USB_UHCI to enable it. |
822 | define CONFIG_USB_KEYBOARD to enable the USB Keyboard | |
30d56fae | 823 | and define CONFIG_USB_STORAGE to enable the USB |
c609719b WD |
824 | storage devices. |
825 | Note: | |
826 | Supported are USB Keyboards and USB Floppy drives | |
827 | (TEAC FD-05PUB). | |
4d13cbad | 828 | |
9ab4ce22 SG |
829 | CONFIG_USB_EHCI_TXFIFO_THRESH enables setting of the |
830 | txfilltuning field in the EHCI controller on reset. | |
831 | ||
6e9e0626 OT |
832 | CONFIG_USB_DWC2_REG_ADDR the physical CPU address of the DWC2 |
833 | HW module registers. | |
834 | ||
16c8d5e7 WD |
835 | - USB Device: |
836 | Define the below if you wish to use the USB console. | |
837 | Once firmware is rebuilt from a serial console issue the | |
838 | command "setenv stdin usbtty; setenv stdout usbtty" and | |
11ccc33f | 839 | attach your USB cable. The Unix command "dmesg" should print |
16c8d5e7 WD |
840 | it has found a new device. The environment variable usbtty |
841 | can be set to gserial or cdc_acm to enable your device to | |
386eda02 | 842 | appear to a USB host as a Linux gserial device or a |
16c8d5e7 WD |
843 | Common Device Class Abstract Control Model serial device. |
844 | If you select usbtty = gserial you should be able to enumerate | |
845 | a Linux host by | |
846 | # modprobe usbserial vendor=0xVendorID product=0xProductID | |
847 | else if using cdc_acm, simply setting the environment | |
848 | variable usbtty to be cdc_acm should suffice. The following | |
849 | might be defined in YourBoardName.h | |
386eda02 | 850 | |
16c8d5e7 WD |
851 | CONFIG_USB_DEVICE |
852 | Define this to build a UDC device | |
853 | ||
854 | CONFIG_USB_TTY | |
855 | Define this to have a tty type of device available to | |
856 | talk to the UDC device | |
386eda02 | 857 | |
f9da0f89 VK |
858 | CONFIG_USBD_HS |
859 | Define this to enable the high speed support for usb | |
860 | device and usbtty. If this feature is enabled, a routine | |
861 | int is_usbd_high_speed(void) | |
862 | also needs to be defined by the driver to dynamically poll | |
863 | whether the enumeration has succeded at high speed or full | |
864 | speed. | |
865 | ||
386eda02 | 866 | If you have a USB-IF assigned VendorID then you may wish to |
16c8d5e7 | 867 | define your own vendor specific values either in BoardName.h |
386eda02 | 868 | or directly in usbd_vendor_info.h. If you don't define |
16c8d5e7 WD |
869 | CONFIG_USBD_MANUFACTURER, CONFIG_USBD_PRODUCT_NAME, |
870 | CONFIG_USBD_VENDORID and CONFIG_USBD_PRODUCTID, then U-Boot | |
871 | should pretend to be a Linux device to it's target host. | |
872 | ||
873 | CONFIG_USBD_MANUFACTURER | |
874 | Define this string as the name of your company for | |
875 | - CONFIG_USBD_MANUFACTURER "my company" | |
386eda02 | 876 | |
16c8d5e7 WD |
877 | CONFIG_USBD_PRODUCT_NAME |
878 | Define this string as the name of your product | |
879 | - CONFIG_USBD_PRODUCT_NAME "acme usb device" | |
880 | ||
881 | CONFIG_USBD_VENDORID | |
882 | Define this as your assigned Vendor ID from the USB | |
883 | Implementors Forum. This *must* be a genuine Vendor ID | |
884 | to avoid polluting the USB namespace. | |
885 | - CONFIG_USBD_VENDORID 0xFFFF | |
386eda02 | 886 | |
16c8d5e7 WD |
887 | CONFIG_USBD_PRODUCTID |
888 | Define this as the unique Product ID | |
889 | for your device | |
890 | - CONFIG_USBD_PRODUCTID 0xFFFF | |
4d13cbad | 891 | |
d70a560f IG |
892 | - ULPI Layer Support: |
893 | The ULPI (UTMI Low Pin (count) Interface) PHYs are supported via | |
894 | the generic ULPI layer. The generic layer accesses the ULPI PHY | |
895 | via the platform viewport, so you need both the genric layer and | |
896 | the viewport enabled. Currently only Chipidea/ARC based | |
897 | viewport is supported. | |
898 | To enable the ULPI layer support, define CONFIG_USB_ULPI and | |
899 | CONFIG_USB_ULPI_VIEWPORT in your board configuration file. | |
6d365ea0 LS |
900 | If your ULPI phy needs a different reference clock than the |
901 | standard 24 MHz then you have to define CONFIG_ULPI_REF_CLK to | |
902 | the appropriate value in Hz. | |
c609719b | 903 | |
71f95118 | 904 | - MMC Support: |
8bde7f77 WD |
905 | The MMC controller on the Intel PXA is supported. To |
906 | enable this define CONFIG_MMC. The MMC can be | |
907 | accessed from the boot prompt by mapping the device | |
71f95118 | 908 | to physical memory similar to flash. Command line is |
602ad3b3 JL |
909 | enabled with CONFIG_CMD_MMC. The MMC driver also works with |
910 | the FAT fs. This is enabled with CONFIG_CMD_FAT. | |
71f95118 | 911 | |
afb35666 YS |
912 | CONFIG_SH_MMCIF |
913 | Support for Renesas on-chip MMCIF controller | |
914 | ||
915 | CONFIG_SH_MMCIF_ADDR | |
916 | Define the base address of MMCIF registers | |
917 | ||
918 | CONFIG_SH_MMCIF_CLK | |
919 | Define the clock frequency for MMCIF | |
920 | ||
b3ba6e94 | 921 | - USB Device Firmware Update (DFU) class support: |
bb4059a5 | 922 | CONFIG_DFU_OVER_USB |
b3ba6e94 TR |
923 | This enables the USB portion of the DFU USB class |
924 | ||
c6631764 PA |
925 | CONFIG_DFU_NAND |
926 | This enables support for exposing NAND devices via DFU. | |
927 | ||
a9479f04 AM |
928 | CONFIG_DFU_RAM |
929 | This enables support for exposing RAM via DFU. | |
930 | Note: DFU spec refer to non-volatile memory usage, but | |
931 | allow usages beyond the scope of spec - here RAM usage, | |
932 | one that would help mostly the developer. | |
933 | ||
e7e75c70 HS |
934 | CONFIG_SYS_DFU_DATA_BUF_SIZE |
935 | Dfu transfer uses a buffer before writing data to the | |
936 | raw storage device. Make the size (in bytes) of this buffer | |
937 | configurable. The size of this buffer is also configurable | |
938 | through the "dfu_bufsiz" environment variable. | |
939 | ||
ea2453d5 PA |
940 | CONFIG_SYS_DFU_MAX_FILE_SIZE |
941 | When updating files rather than the raw storage device, | |
942 | we use a static buffer to copy the file into and then write | |
943 | the buffer once we've been given the whole file. Define | |
944 | this to the maximum filesize (in bytes) for the buffer. | |
945 | Default is 4 MiB if undefined. | |
946 | ||
001a8319 HS |
947 | DFU_DEFAULT_POLL_TIMEOUT |
948 | Poll timeout [ms], is the timeout a device can send to the | |
949 | host. The host must wait for this timeout before sending | |
950 | a subsequent DFU_GET_STATUS request to the device. | |
951 | ||
952 | DFU_MANIFEST_POLL_TIMEOUT | |
953 | Poll timeout [ms], which the device sends to the host when | |
954 | entering dfuMANIFEST state. Host waits this timeout, before | |
955 | sending again an USB request to the device. | |
956 | ||
6705d81e | 957 | - Journaling Flash filesystem support: |
6d0f6bcf JCPV |
958 | CONFIG_SYS_JFFS2_FIRST_SECTOR, |
959 | CONFIG_SYS_JFFS2_FIRST_BANK, CONFIG_SYS_JFFS2_NUM_BANKS | |
6705d81e WD |
960 | Define these for a default partition on a NOR device |
961 | ||
c609719b | 962 | - Keyboard Support: |
39f615ed SG |
963 | See Kconfig help for available keyboard drivers. |
964 | ||
c609719b WD |
965 | - LCD Support: CONFIG_LCD |
966 | ||
967 | Define this to enable LCD support (for output to LCD | |
968 | display); also select one of the supported displays | |
969 | by defining one of these: | |
970 | ||
fd3103bb | 971 | CONFIG_NEC_NL6448AC33: |
c609719b | 972 | |
fd3103bb | 973 | NEC NL6448AC33-18. Active, color, single scan. |
c609719b | 974 | |
fd3103bb | 975 | CONFIG_NEC_NL6448BC20 |
c609719b | 976 | |
fd3103bb WD |
977 | NEC NL6448BC20-08. 6.5", 640x480. |
978 | Active, color, single scan. | |
979 | ||
980 | CONFIG_NEC_NL6448BC33_54 | |
981 | ||
982 | NEC NL6448BC33-54. 10.4", 640x480. | |
c609719b WD |
983 | Active, color, single scan. |
984 | ||
985 | CONFIG_SHARP_16x9 | |
986 | ||
987 | Sharp 320x240. Active, color, single scan. | |
988 | It isn't 16x9, and I am not sure what it is. | |
989 | ||
990 | CONFIG_SHARP_LQ64D341 | |
991 | ||
992 | Sharp LQ64D341 display, 640x480. | |
993 | Active, color, single scan. | |
994 | ||
995 | CONFIG_HLD1045 | |
996 | ||
997 | HLD1045 display, 640x480. | |
998 | Active, color, single scan. | |
999 | ||
1000 | CONFIG_OPTREX_BW | |
1001 | ||
1002 | Optrex CBL50840-2 NF-FW 99 22 M5 | |
1003 | or | |
1004 | Hitachi LMG6912RPFC-00T | |
1005 | or | |
1006 | Hitachi SP14Q002 | |
1007 | ||
1008 | 320x240. Black & white. | |
1009 | ||
676d319e SG |
1010 | CONFIG_LCD_ALIGNMENT |
1011 | ||
b445bbb4 | 1012 | Normally the LCD is page-aligned (typically 4KB). If this is |
676d319e SG |
1013 | defined then the LCD will be aligned to this value instead. |
1014 | For ARM it is sometimes useful to use MMU_SECTION_SIZE | |
1015 | here, since it is cheaper to change data cache settings on | |
1016 | a per-section basis. | |
1017 | ||
1018 | ||
604c7d4a HP |
1019 | CONFIG_LCD_ROTATION |
1020 | ||
1021 | Sometimes, for example if the display is mounted in portrait | |
1022 | mode or even if it's mounted landscape but rotated by 180degree, | |
1023 | we need to rotate our content of the display relative to the | |
1024 | framebuffer, so that user can read the messages which are | |
1025 | printed out. | |
1026 | Once CONFIG_LCD_ROTATION is defined, the lcd_console will be | |
1027 | initialized with a given rotation from "vl_rot" out of | |
1028 | "vidinfo_t" which is provided by the board specific code. | |
1029 | The value for vl_rot is coded as following (matching to | |
1030 | fbcon=rotate:<n> linux-kernel commandline): | |
1031 | 0 = no rotation respectively 0 degree | |
1032 | 1 = 90 degree rotation | |
1033 | 2 = 180 degree rotation | |
1034 | 3 = 270 degree rotation | |
1035 | ||
1036 | If CONFIG_LCD_ROTATION is not defined, the console will be | |
1037 | initialized with 0degree rotation. | |
1038 | ||
17ea1177 | 1039 | - MII/PHY support: |
17ea1177 WD |
1040 | CONFIG_PHY_CLOCK_FREQ (ppc4xx) |
1041 | ||
1042 | The clock frequency of the MII bus | |
1043 | ||
17ea1177 WD |
1044 | CONFIG_PHY_CMD_DELAY (ppc4xx) |
1045 | ||
1046 | Some PHY like Intel LXT971A need extra delay after | |
1047 | command issued before MII status register can be read | |
1048 | ||
c609719b WD |
1049 | - IP address: |
1050 | CONFIG_IPADDR | |
1051 | ||
1052 | Define a default value for the IP address to use for | |
11ccc33f | 1053 | the default Ethernet interface, in case this is not |
c609719b | 1054 | determined through e.g. bootp. |
1ebcd654 | 1055 | (Environment variable "ipaddr") |
c609719b WD |
1056 | |
1057 | - Server IP address: | |
1058 | CONFIG_SERVERIP | |
1059 | ||
11ccc33f | 1060 | Defines a default value for the IP address of a TFTP |
c609719b | 1061 | server to contact when using the "tftboot" command. |
1ebcd654 | 1062 | (Environment variable "serverip") |
c609719b | 1063 | |
1ebcd654 WD |
1064 | - Gateway IP address: |
1065 | CONFIG_GATEWAYIP | |
1066 | ||
1067 | Defines a default value for the IP address of the | |
1068 | default router where packets to other networks are | |
1069 | sent to. | |
1070 | (Environment variable "gatewayip") | |
1071 | ||
1072 | - Subnet mask: | |
1073 | CONFIG_NETMASK | |
1074 | ||
1075 | Defines a default value for the subnet mask (or | |
1076 | routing prefix) which is used to determine if an IP | |
1077 | address belongs to the local subnet or needs to be | |
1078 | forwarded through a router. | |
1079 | (Environment variable "netmask") | |
1080 | ||
c609719b WD |
1081 | - BOOTP Recovery Mode: |
1082 | CONFIG_BOOTP_RANDOM_DELAY | |
1083 | ||
1084 | If you have many targets in a network that try to | |
1085 | boot using BOOTP, you may want to avoid that all | |
1086 | systems send out BOOTP requests at precisely the same | |
1087 | moment (which would happen for instance at recovery | |
1088 | from a power failure, when all systems will try to | |
1089 | boot, thus flooding the BOOTP server. Defining | |
1090 | CONFIG_BOOTP_RANDOM_DELAY causes a random delay to be | |
1091 | inserted before sending out BOOTP requests. The | |
6c33c785 | 1092 | following delays are inserted then: |
c609719b WD |
1093 | |
1094 | 1st BOOTP request: delay 0 ... 1 sec | |
1095 | 2nd BOOTP request: delay 0 ... 2 sec | |
1096 | 3rd BOOTP request: delay 0 ... 4 sec | |
1097 | 4th and following | |
1098 | BOOTP requests: delay 0 ... 8 sec | |
1099 | ||
92ac8acc TR |
1100 | CONFIG_BOOTP_ID_CACHE_SIZE |
1101 | ||
1102 | BOOTP packets are uniquely identified using a 32-bit ID. The | |
1103 | server will copy the ID from client requests to responses and | |
1104 | U-Boot will use this to determine if it is the destination of | |
1105 | an incoming response. Some servers will check that addresses | |
1106 | aren't in use before handing them out (usually using an ARP | |
1107 | ping) and therefore take up to a few hundred milliseconds to | |
1108 | respond. Network congestion may also influence the time it | |
1109 | takes for a response to make it back to the client. If that | |
1110 | time is too long, U-Boot will retransmit requests. In order | |
1111 | to allow earlier responses to still be accepted after these | |
1112 | retransmissions, U-Boot's BOOTP client keeps a small cache of | |
1113 | IDs. The CONFIG_BOOTP_ID_CACHE_SIZE controls the size of this | |
1114 | cache. The default is to keep IDs for up to four outstanding | |
1115 | requests. Increasing this will allow U-Boot to accept offers | |
1116 | from a BOOTP client in networks with unusually high latency. | |
1117 | ||
fe389a82 | 1118 | - DHCP Advanced Options: |
2c00e099 | 1119 | |
d22c338e JH |
1120 | - Link-local IP address negotiation: |
1121 | Negotiate with other link-local clients on the local network | |
1122 | for an address that doesn't require explicit configuration. | |
1123 | This is especially useful if a DHCP server cannot be guaranteed | |
1124 | to exist in all environments that the device must operate. | |
1125 | ||
1126 | See doc/README.link-local for more information. | |
1127 | ||
24acb83d PK |
1128 | - MAC address from environment variables |
1129 | ||
1130 | FDT_SEQ_MACADDR_FROM_ENV | |
1131 | ||
1132 | Fix-up device tree with MAC addresses fetched sequentially from | |
1133 | environment variables. This config work on assumption that | |
1134 | non-usable ethernet node of device-tree are either not present | |
1135 | or their status has been marked as "disabled". | |
1136 | ||
a3d991bd | 1137 | - CDP Options: |
6e592385 | 1138 | CONFIG_CDP_DEVICE_ID |
a3d991bd WD |
1139 | |
1140 | The device id used in CDP trigger frames. | |
1141 | ||
1142 | CONFIG_CDP_DEVICE_ID_PREFIX | |
1143 | ||
1144 | A two character string which is prefixed to the MAC address | |
1145 | of the device. | |
1146 | ||
1147 | CONFIG_CDP_PORT_ID | |
1148 | ||
1149 | A printf format string which contains the ascii name of | |
1150 | the port. Normally is set to "eth%d" which sets | |
11ccc33f | 1151 | eth0 for the first Ethernet, eth1 for the second etc. |
a3d991bd WD |
1152 | |
1153 | CONFIG_CDP_CAPABILITIES | |
1154 | ||
1155 | A 32bit integer which indicates the device capabilities; | |
1156 | 0x00000010 for a normal host which does not forwards. | |
1157 | ||
1158 | CONFIG_CDP_VERSION | |
1159 | ||
1160 | An ascii string containing the version of the software. | |
1161 | ||
1162 | CONFIG_CDP_PLATFORM | |
1163 | ||
1164 | An ascii string containing the name of the platform. | |
1165 | ||
1166 | CONFIG_CDP_TRIGGER | |
1167 | ||
1168 | A 32bit integer sent on the trigger. | |
1169 | ||
1170 | CONFIG_CDP_POWER_CONSUMPTION | |
1171 | ||
1172 | A 16bit integer containing the power consumption of the | |
1173 | device in .1 of milliwatts. | |
1174 | ||
1175 | CONFIG_CDP_APPLIANCE_VLAN_TYPE | |
1176 | ||
1177 | A byte containing the id of the VLAN. | |
1178 | ||
79267edd | 1179 | - Status LED: CONFIG_LED_STATUS |
c609719b WD |
1180 | |
1181 | Several configurations allow to display the current | |
1182 | status using a LED. For instance, the LED will blink | |
1183 | fast while running U-Boot code, stop blinking as | |
1184 | soon as a reply to a BOOTP request was received, and | |
1185 | start blinking slow once the Linux kernel is running | |
1186 | (supported by a status LED driver in the Linux | |
79267edd | 1187 | kernel). Defining CONFIG_LED_STATUS enables this |
c609719b WD |
1188 | feature in U-Boot. |
1189 | ||
1df7bbba IG |
1190 | Additional options: |
1191 | ||
79267edd | 1192 | CONFIG_LED_STATUS_GPIO |
1df7bbba IG |
1193 | The status LED can be connected to a GPIO pin. |
1194 | In such cases, the gpio_led driver can be used as a | |
79267edd | 1195 | status LED backend implementation. Define CONFIG_LED_STATUS_GPIO |
1df7bbba IG |
1196 | to include the gpio_led driver in the U-Boot binary. |
1197 | ||
9dfdcdfe IG |
1198 | CONFIG_GPIO_LED_INVERTED_TABLE |
1199 | Some GPIO connected LEDs may have inverted polarity in which | |
1200 | case the GPIO high value corresponds to LED off state and | |
1201 | GPIO low value corresponds to LED on state. | |
1202 | In such cases CONFIG_GPIO_LED_INVERTED_TABLE may be defined | |
1203 | with a list of GPIO LEDs that have inverted polarity. | |
1204 | ||
55dabcc8 | 1205 | - I2C Support: |
3f4978c7 | 1206 | CONFIG_SYS_NUM_I2C_BUSES |
945a18e6 | 1207 | Hold the number of i2c buses you want to use. |
3f4978c7 HS |
1208 | |
1209 | CONFIG_SYS_I2C_DIRECT_BUS | |
1210 | define this, if you don't use i2c muxes on your hardware. | |
1211 | if CONFIG_SYS_I2C_MAX_HOPS is not defined or == 0 you can | |
1212 | omit this define. | |
1213 | ||
1214 | CONFIG_SYS_I2C_MAX_HOPS | |
1215 | define how many muxes are maximal consecutively connected | |
1216 | on one i2c bus. If you not use i2c muxes, omit this | |
1217 | define. | |
1218 | ||
1219 | CONFIG_SYS_I2C_BUSES | |
b445bbb4 | 1220 | hold a list of buses you want to use, only used if |
3f4978c7 HS |
1221 | CONFIG_SYS_I2C_DIRECT_BUS is not defined, for example |
1222 | a board with CONFIG_SYS_I2C_MAX_HOPS = 1 and | |
1223 | CONFIG_SYS_NUM_I2C_BUSES = 9: | |
1224 | ||
1225 | CONFIG_SYS_I2C_BUSES {{0, {I2C_NULL_HOP}}, \ | |
1226 | {0, {{I2C_MUX_PCA9547, 0x70, 1}}}, \ | |
1227 | {0, {{I2C_MUX_PCA9547, 0x70, 2}}}, \ | |
1228 | {0, {{I2C_MUX_PCA9547, 0x70, 3}}}, \ | |
1229 | {0, {{I2C_MUX_PCA9547, 0x70, 4}}}, \ | |
1230 | {0, {{I2C_MUX_PCA9547, 0x70, 5}}}, \ | |
1231 | {1, {I2C_NULL_HOP}}, \ | |
1232 | {1, {{I2C_MUX_PCA9544, 0x72, 1}}}, \ | |
1233 | {1, {{I2C_MUX_PCA9544, 0x72, 2}}}, \ | |
1234 | } | |
1235 | ||
1236 | which defines | |
1237 | bus 0 on adapter 0 without a mux | |
ea818dbb HS |
1238 | bus 1 on adapter 0 with a PCA9547 on address 0x70 port 1 |
1239 | bus 2 on adapter 0 with a PCA9547 on address 0x70 port 2 | |
1240 | bus 3 on adapter 0 with a PCA9547 on address 0x70 port 3 | |
1241 | bus 4 on adapter 0 with a PCA9547 on address 0x70 port 4 | |
1242 | bus 5 on adapter 0 with a PCA9547 on address 0x70 port 5 | |
3f4978c7 | 1243 | bus 6 on adapter 1 without a mux |
ea818dbb HS |
1244 | bus 7 on adapter 1 with a PCA9544 on address 0x72 port 1 |
1245 | bus 8 on adapter 1 with a PCA9544 on address 0x72 port 2 | |
3f4978c7 HS |
1246 | |
1247 | If you do not have i2c muxes on your board, omit this define. | |
1248 | ||
ce3b5d69 | 1249 | - Legacy I2C Support: |
ea818dbb | 1250 | If you use the software i2c interface (CONFIG_SYS_I2C_SOFT) |
b37c7e5e WD |
1251 | then the following macros need to be defined (examples are |
1252 | from include/configs/lwmon.h): | |
c609719b WD |
1253 | |
1254 | I2C_INIT | |
1255 | ||
b37c7e5e | 1256 | (Optional). Any commands necessary to enable the I2C |
43d9616c | 1257 | controller or configure ports. |
c609719b | 1258 | |
ba56f625 | 1259 | eg: #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL) |
b37c7e5e | 1260 | |
c609719b WD |
1261 | I2C_ACTIVE |
1262 | ||
1263 | The code necessary to make the I2C data line active | |
1264 | (driven). If the data line is open collector, this | |
1265 | define can be null. | |
1266 | ||
b37c7e5e WD |
1267 | eg: #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA) |
1268 | ||
c609719b WD |
1269 | I2C_TRISTATE |
1270 | ||
1271 | The code necessary to make the I2C data line tri-stated | |
1272 | (inactive). If the data line is open collector, this | |
1273 | define can be null. | |
1274 | ||
b37c7e5e WD |
1275 | eg: #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA) |
1276 | ||
c609719b WD |
1277 | I2C_READ |
1278 | ||
472d5460 YS |
1279 | Code that returns true if the I2C data line is high, |
1280 | false if it is low. | |
c609719b | 1281 | |
b37c7e5e WD |
1282 | eg: #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0) |
1283 | ||
c609719b WD |
1284 | I2C_SDA(bit) |
1285 | ||
472d5460 YS |
1286 | If <bit> is true, sets the I2C data line high. If it |
1287 | is false, it clears it (low). | |
c609719b | 1288 | |
b37c7e5e | 1289 | eg: #define I2C_SDA(bit) \ |
2535d602 | 1290 | if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \ |
ba56f625 | 1291 | else immr->im_cpm.cp_pbdat &= ~PB_SDA |
b37c7e5e | 1292 | |
c609719b WD |
1293 | I2C_SCL(bit) |
1294 | ||
472d5460 YS |
1295 | If <bit> is true, sets the I2C clock line high. If it |
1296 | is false, it clears it (low). | |
c609719b | 1297 | |
b37c7e5e | 1298 | eg: #define I2C_SCL(bit) \ |
2535d602 | 1299 | if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \ |
ba56f625 | 1300 | else immr->im_cpm.cp_pbdat &= ~PB_SCL |
b37c7e5e | 1301 | |
c609719b WD |
1302 | I2C_DELAY |
1303 | ||
1304 | This delay is invoked four times per clock cycle so this | |
1305 | controls the rate of data transfer. The data rate thus | |
b37c7e5e | 1306 | is 1 / (I2C_DELAY * 4). Often defined to be something |
945af8d7 WD |
1307 | like: |
1308 | ||
b37c7e5e | 1309 | #define I2C_DELAY udelay(2) |
c609719b | 1310 | |
793b5726 MF |
1311 | CONFIG_SOFT_I2C_GPIO_SCL / CONFIG_SOFT_I2C_GPIO_SDA |
1312 | ||
1313 | If your arch supports the generic GPIO framework (asm/gpio.h), | |
1314 | then you may alternatively define the two GPIOs that are to be | |
1315 | used as SCL / SDA. Any of the previous I2C_xxx macros will | |
1316 | have GPIO-based defaults assigned to them as appropriate. | |
1317 | ||
1318 | You should define these to the GPIO value as given directly to | |
1319 | the generic GPIO functions. | |
1320 | ||
6d0f6bcf | 1321 | CONFIG_SYS_I2C_INIT_BOARD |
47cd00fa | 1322 | |
8bde7f77 WD |
1323 | When a board is reset during an i2c bus transfer |
1324 | chips might think that the current transfer is still | |
1325 | in progress. On some boards it is possible to access | |
1326 | the i2c SCLK line directly, either by using the | |
1327 | processor pin as a GPIO or by having a second pin | |
1328 | connected to the bus. If this option is defined a | |
1329 | custom i2c_init_board() routine in boards/xxx/board.c | |
1330 | is run early in the boot sequence. | |
47cd00fa | 1331 | |
bb99ad6d BW |
1332 | CONFIG_I2C_MULTI_BUS |
1333 | ||
1334 | This option allows the use of multiple I2C buses, each of which | |
c0f40859 WD |
1335 | must have a controller. At any point in time, only one bus is |
1336 | active. To switch to a different bus, use the 'i2c dev' command. | |
bb99ad6d BW |
1337 | Note that bus numbering is zero-based. |
1338 | ||
6d0f6bcf | 1339 | CONFIG_SYS_I2C_NOPROBES |
bb99ad6d BW |
1340 | |
1341 | This option specifies a list of I2C devices that will be skipped | |
c0f40859 | 1342 | when the 'i2c probe' command is issued. If CONFIG_I2C_MULTI_BUS |
0f89c54b PT |
1343 | is set, specify a list of bus-device pairs. Otherwise, specify |
1344 | a 1D array of device addresses | |
bb99ad6d BW |
1345 | |
1346 | e.g. | |
1347 | #undef CONFIG_I2C_MULTI_BUS | |
c0f40859 | 1348 | #define CONFIG_SYS_I2C_NOPROBES {0x50,0x68} |
bb99ad6d BW |
1349 | |
1350 | will skip addresses 0x50 and 0x68 on a board with one I2C bus | |
1351 | ||
c0f40859 | 1352 | #define CONFIG_I2C_MULTI_BUS |
945a18e6 | 1353 | #define CONFIG_SYS_I2C_NOPROBES {{0,0x50},{0,0x68},{1,0x54}} |
bb99ad6d BW |
1354 | |
1355 | will skip addresses 0x50 and 0x68 on bus 0 and address 0x54 on bus 1 | |
1356 | ||
6d0f6bcf | 1357 | CONFIG_SYS_SPD_BUS_NUM |
be5e6181 TT |
1358 | |
1359 | If defined, then this indicates the I2C bus number for DDR SPD. | |
1360 | If not defined, then U-Boot assumes that SPD is on I2C bus 0. | |
1361 | ||
6d0f6bcf | 1362 | CONFIG_SYS_RTC_BUS_NUM |
0dc018ec SR |
1363 | |
1364 | If defined, then this indicates the I2C bus number for the RTC. | |
1365 | If not defined, then U-Boot assumes that RTC is on I2C bus 0. | |
1366 | ||
2ac6985a AD |
1367 | CONFIG_SOFT_I2C_READ_REPEATED_START |
1368 | ||
1369 | defining this will force the i2c_read() function in | |
1370 | the soft_i2c driver to perform an I2C repeated start | |
1371 | between writing the address pointer and reading the | |
1372 | data. If this define is omitted the default behaviour | |
1373 | of doing a stop-start sequence will be used. Most I2C | |
1374 | devices can use either method, but some require one or | |
1375 | the other. | |
be5e6181 | 1376 | |
c609719b WD |
1377 | - SPI Support: CONFIG_SPI |
1378 | ||
1379 | Enables SPI driver (so far only tested with | |
1380 | SPI EEPROM, also an instance works with Crystal A/D and | |
1381 | D/As on the SACSng board) | |
1382 | ||
f659b573 HS |
1383 | CONFIG_SYS_SPI_MXC_WAIT |
1384 | Timeout for waiting until spi transfer completed. | |
1385 | default: (CONFIG_SYS_HZ/100) /* 10 ms */ | |
1386 | ||
0133502e | 1387 | - FPGA Support: CONFIG_FPGA |
c609719b | 1388 | |
0133502e MF |
1389 | Enables FPGA subsystem. |
1390 | ||
1391 | CONFIG_FPGA_<vendor> | |
1392 | ||
1393 | Enables support for specific chip vendors. | |
1394 | (ALTERA, XILINX) | |
c609719b | 1395 | |
0133502e | 1396 | CONFIG_FPGA_<family> |
c609719b | 1397 | |
0133502e MF |
1398 | Enables support for FPGA family. |
1399 | (SPARTAN2, SPARTAN3, VIRTEX2, CYCLONE2, ACEX1K, ACEX) | |
1400 | ||
1401 | CONFIG_FPGA_COUNT | |
1402 | ||
1403 | Specify the number of FPGA devices to support. | |
c609719b | 1404 | |
6d0f6bcf | 1405 | CONFIG_SYS_FPGA_PROG_FEEDBACK |
c609719b | 1406 | |
8bde7f77 | 1407 | Enable printing of hash marks during FPGA configuration. |
c609719b | 1408 | |
6d0f6bcf | 1409 | CONFIG_SYS_FPGA_CHECK_BUSY |
c609719b | 1410 | |
43d9616c WD |
1411 | Enable checks on FPGA configuration interface busy |
1412 | status by the configuration function. This option | |
1413 | will require a board or device specific function to | |
1414 | be written. | |
c609719b WD |
1415 | |
1416 | CONFIG_FPGA_DELAY | |
1417 | ||
1418 | If defined, a function that provides delays in the FPGA | |
1419 | configuration driver. | |
1420 | ||
6d0f6bcf | 1421 | CONFIG_SYS_FPGA_CHECK_CTRLC |
c609719b WD |
1422 | Allow Control-C to interrupt FPGA configuration |
1423 | ||
6d0f6bcf | 1424 | CONFIG_SYS_FPGA_CHECK_ERROR |
c609719b | 1425 | |
43d9616c WD |
1426 | Check for configuration errors during FPGA bitfile |
1427 | loading. For example, abort during Virtex II | |
1428 | configuration if the INIT_B line goes low (which | |
1429 | indicated a CRC error). | |
c609719b | 1430 | |
6d0f6bcf | 1431 | CONFIG_SYS_FPGA_WAIT_INIT |
c609719b | 1432 | |
b445bbb4 JM |
1433 | Maximum time to wait for the INIT_B line to de-assert |
1434 | after PROB_B has been de-asserted during a Virtex II | |
43d9616c | 1435 | FPGA configuration sequence. The default time is 500 |
11ccc33f | 1436 | ms. |
c609719b | 1437 | |
6d0f6bcf | 1438 | CONFIG_SYS_FPGA_WAIT_BUSY |
c609719b | 1439 | |
b445bbb4 | 1440 | Maximum time to wait for BUSY to de-assert during |
11ccc33f | 1441 | Virtex II FPGA configuration. The default is 5 ms. |
c609719b | 1442 | |
6d0f6bcf | 1443 | CONFIG_SYS_FPGA_WAIT_CONFIG |
c609719b | 1444 | |
43d9616c | 1445 | Time to wait after FPGA configuration. The default is |
11ccc33f | 1446 | 200 ms. |
c609719b | 1447 | |
c609719b WD |
1448 | - Vendor Parameter Protection: |
1449 | ||
43d9616c WD |
1450 | U-Boot considers the values of the environment |
1451 | variables "serial#" (Board Serial Number) and | |
7152b1d0 | 1452 | "ethaddr" (Ethernet Address) to be parameters that |
43d9616c WD |
1453 | are set once by the board vendor / manufacturer, and |
1454 | protects these variables from casual modification by | |
1455 | the user. Once set, these variables are read-only, | |
1456 | and write or delete attempts are rejected. You can | |
11ccc33f | 1457 | change this behaviour: |
c609719b WD |
1458 | |
1459 | If CONFIG_ENV_OVERWRITE is #defined in your config | |
1460 | file, the write protection for vendor parameters is | |
47cd00fa | 1461 | completely disabled. Anybody can change or delete |
c609719b WD |
1462 | these parameters. |
1463 | ||
92ac5208 JH |
1464 | Alternatively, if you define _both_ an ethaddr in the |
1465 | default env _and_ CONFIG_OVERWRITE_ETHADDR_ONCE, a default | |
11ccc33f | 1466 | Ethernet address is installed in the environment, |
c609719b WD |
1467 | which can be changed exactly ONCE by the user. [The |
1468 | serial# is unaffected by this, i. e. it remains | |
1469 | read-only.] | |
1470 | ||
2598090b JH |
1471 | The same can be accomplished in a more flexible way |
1472 | for any variable by configuring the type of access | |
1473 | to allow for those variables in the ".flags" variable | |
1474 | or define CONFIG_ENV_FLAGS_LIST_STATIC. | |
1475 | ||
c609719b WD |
1476 | - Protected RAM: |
1477 | CONFIG_PRAM | |
1478 | ||
1479 | Define this variable to enable the reservation of | |
1480 | "protected RAM", i. e. RAM which is not overwritten | |
1481 | by U-Boot. Define CONFIG_PRAM to hold the number of | |
1482 | kB you want to reserve for pRAM. You can overwrite | |
1483 | this default value by defining an environment | |
1484 | variable "pram" to the number of kB you want to | |
1485 | reserve. Note that the board info structure will | |
1486 | still show the full amount of RAM. If pRAM is | |
1487 | reserved, a new environment variable "mem" will | |
1488 | automatically be defined to hold the amount of | |
1489 | remaining RAM in a form that can be passed as boot | |
1490 | argument to Linux, for instance like that: | |
1491 | ||
fe126d8b | 1492 | setenv bootargs ... mem=\${mem} |
c609719b WD |
1493 | saveenv |
1494 | ||
1495 | This way you can tell Linux not to use this memory, | |
1496 | either, which results in a memory region that will | |
1497 | not be affected by reboots. | |
1498 | ||
1499 | *WARNING* If your board configuration uses automatic | |
1500 | detection of the RAM size, you must make sure that | |
1501 | this memory test is non-destructive. So far, the | |
1502 | following board configurations are known to be | |
1503 | "pRAM-clean": | |
1504 | ||
5b8e76c3 | 1505 | IVMS8, IVML24, SPD8xx, |
1b0757ec | 1506 | HERMES, IP860, RPXlite, LWMON, |
2eb48ff7 | 1507 | FLAGADM |
c609719b WD |
1508 | |
1509 | - Error Recovery: | |
c609719b WD |
1510 | Note: |
1511 | ||
8bde7f77 WD |
1512 | In the current implementation, the local variables |
1513 | space and global environment variables space are | |
1514 | separated. Local variables are those you define by | |
1515 | simply typing `name=value'. To access a local | |
1516 | variable later on, you have write `$name' or | |
1517 | `${name}'; to execute the contents of a variable | |
1518 | directly type `$name' at the command prompt. | |
c609719b | 1519 | |
43d9616c WD |
1520 | Global environment variables are those you use |
1521 | setenv/printenv to work with. To run a command stored | |
1522 | in such a variable, you need to use the run command, | |
1523 | and you must not use the '$' sign to access them. | |
c609719b WD |
1524 | |
1525 | To store commands and special characters in a | |
1526 | variable, please use double quotation marks | |
1527 | surrounding the whole text of the variable, instead | |
1528 | of the backslashes before semicolons and special | |
1529 | symbols. | |
1530 | ||
a8c7c708 | 1531 | - Default Environment: |
c609719b WD |
1532 | CONFIG_EXTRA_ENV_SETTINGS |
1533 | ||
43d9616c WD |
1534 | Define this to contain any number of null terminated |
1535 | strings (variable = value pairs) that will be part of | |
7152b1d0 | 1536 | the default environment compiled into the boot image. |
2262cfee | 1537 | |
43d9616c WD |
1538 | For example, place something like this in your |
1539 | board's config file: | |
c609719b WD |
1540 | |
1541 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
1542 | "myvar1=value1\0" \ | |
1543 | "myvar2=value2\0" | |
1544 | ||
43d9616c WD |
1545 | Warning: This method is based on knowledge about the |
1546 | internal format how the environment is stored by the | |
1547 | U-Boot code. This is NOT an official, exported | |
1548 | interface! Although it is unlikely that this format | |
7152b1d0 | 1549 | will change soon, there is no guarantee either. |
c609719b WD |
1550 | You better know what you are doing here. |
1551 | ||
43d9616c WD |
1552 | Note: overly (ab)use of the default environment is |
1553 | discouraged. Make sure to check other ways to preset | |
74de7aef | 1554 | the environment like the "source" command or the |
43d9616c | 1555 | boot command first. |
c609719b | 1556 | |
06fd8538 SG |
1557 | CONFIG_DELAY_ENVIRONMENT |
1558 | ||
1559 | Normally the environment is loaded when the board is | |
b445bbb4 | 1560 | initialised so that it is available to U-Boot. This inhibits |
06fd8538 SG |
1561 | that so that the environment is not available until |
1562 | explicitly loaded later by U-Boot code. With CONFIG_OF_CONTROL | |
1563 | this is instead controlled by the value of | |
1564 | /config/load-environment. | |
1565 | ||
4cf2609b WD |
1566 | CONFIG_STANDALONE_LOAD_ADDR |
1567 | ||
6feff899 WD |
1568 | This option defines a board specific value for the |
1569 | address where standalone program gets loaded, thus | |
1570 | overwriting the architecture dependent default | |
4cf2609b WD |
1571 | settings. |
1572 | ||
1573 | - Frame Buffer Address: | |
1574 | CONFIG_FB_ADDR | |
1575 | ||
1576 | Define CONFIG_FB_ADDR if you want to use specific | |
44a53b57 WD |
1577 | address for frame buffer. This is typically the case |
1578 | when using a graphics controller has separate video | |
1579 | memory. U-Boot will then place the frame buffer at | |
1580 | the given address instead of dynamically reserving it | |
1581 | in system RAM by calling lcd_setmem(), which grabs | |
1582 | the memory for the frame buffer depending on the | |
1583 | configured panel size. | |
4cf2609b WD |
1584 | |
1585 | Please see board_init_f function. | |
1586 | ||
cccfc2ab DZ |
1587 | - Automatic software updates via TFTP server |
1588 | CONFIG_UPDATE_TFTP | |
1589 | CONFIG_UPDATE_TFTP_CNT_MAX | |
1590 | CONFIG_UPDATE_TFTP_MSEC_MAX | |
1591 | ||
1592 | These options enable and control the auto-update feature; | |
1593 | for a more detailed description refer to doc/README.update. | |
1594 | ||
1595 | - MTD Support (mtdparts command, UBI support) | |
ff94bc40 HS |
1596 | CONFIG_MTD_UBI_WL_THRESHOLD |
1597 | This parameter defines the maximum difference between the highest | |
1598 | erase counter value and the lowest erase counter value of eraseblocks | |
1599 | of UBI devices. When this threshold is exceeded, UBI starts performing | |
1600 | wear leveling by means of moving data from eraseblock with low erase | |
1601 | counter to eraseblocks with high erase counter. | |
1602 | ||
1603 | The default value should be OK for SLC NAND flashes, NOR flashes and | |
1604 | other flashes which have eraseblock life-cycle 100000 or more. | |
1605 | However, in case of MLC NAND flashes which typically have eraseblock | |
1606 | life-cycle less than 10000, the threshold should be lessened (e.g., | |
1607 | to 128 or 256, although it does not have to be power of 2). | |
1608 | ||
1609 | default: 4096 | |
c654b517 | 1610 | |
ff94bc40 HS |
1611 | CONFIG_MTD_UBI_BEB_LIMIT |
1612 | This option specifies the maximum bad physical eraseblocks UBI | |
1613 | expects on the MTD device (per 1024 eraseblocks). If the | |
1614 | underlying flash does not admit of bad eraseblocks (e.g. NOR | |
1615 | flash), this value is ignored. | |
1616 | ||
1617 | NAND datasheets often specify the minimum and maximum NVM | |
1618 | (Number of Valid Blocks) for the flashes' endurance lifetime. | |
1619 | The maximum expected bad eraseblocks per 1024 eraseblocks | |
1620 | then can be calculated as "1024 * (1 - MinNVB / MaxNVB)", | |
1621 | which gives 20 for most NANDs (MaxNVB is basically the total | |
1622 | count of eraseblocks on the chip). | |
1623 | ||
1624 | To put it differently, if this value is 20, UBI will try to | |
1625 | reserve about 1.9% of physical eraseblocks for bad blocks | |
1626 | handling. And that will be 1.9% of eraseblocks on the entire | |
1627 | NAND chip, not just the MTD partition UBI attaches. This means | |
1628 | that if you have, say, a NAND flash chip admits maximum 40 bad | |
1629 | eraseblocks, and it is split on two MTD partitions of the same | |
1630 | size, UBI will reserve 40 eraseblocks when attaching a | |
1631 | partition. | |
1632 | ||
1633 | default: 20 | |
1634 | ||
1635 | CONFIG_MTD_UBI_FASTMAP | |
1636 | Fastmap is a mechanism which allows attaching an UBI device | |
1637 | in nearly constant time. Instead of scanning the whole MTD device it | |
1638 | only has to locate a checkpoint (called fastmap) on the device. | |
1639 | The on-flash fastmap contains all information needed to attach | |
1640 | the device. Using fastmap makes only sense on large devices where | |
1641 | attaching by scanning takes long. UBI will not automatically install | |
1642 | a fastmap on old images, but you can set the UBI parameter | |
1643 | CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT to 1 if you want so. Please note | |
1644 | that fastmap-enabled images are still usable with UBI implementations | |
1645 | without fastmap support. On typical flash devices the whole fastmap | |
1646 | fits into one PEB. UBI will reserve PEBs to hold two fastmaps. | |
1647 | ||
1648 | CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT | |
1649 | Set this parameter to enable fastmap automatically on images | |
1650 | without a fastmap. | |
1651 | default: 0 | |
1652 | ||
0195a7bb HS |
1653 | CONFIG_MTD_UBI_FM_DEBUG |
1654 | Enable UBI fastmap debug | |
1655 | default: 0 | |
1656 | ||
6a11cf48 | 1657 | - SPL framework |
04e5ae79 WD |
1658 | CONFIG_SPL |
1659 | Enable building of SPL globally. | |
6a11cf48 | 1660 | |
94a45bb1 SW |
1661 | CONFIG_SPL_RELOC_TEXT_BASE |
1662 | Address to relocate to. If unspecified, this is equal to | |
1663 | CONFIG_SPL_TEXT_BASE (i.e. no relocation is done). | |
1664 | ||
95579793 TR |
1665 | CONFIG_SPL_BSS_START_ADDR |
1666 | Link address for the BSS within the SPL binary. | |
1667 | ||
95579793 TR |
1668 | CONFIG_SPL_STACK |
1669 | Adress of the start of the stack SPL will use | |
1670 | ||
8c80eb3b AA |
1671 | CONFIG_SPL_PANIC_ON_RAW_IMAGE |
1672 | When defined, SPL will panic() if the image it has | |
1673 | loaded does not have a signature. | |
1674 | Defining this is useful when code which loads images | |
1675 | in SPL cannot guarantee that absolutely all read errors | |
1676 | will be caught. | |
1677 | An example is the LPC32XX MLC NAND driver, which will | |
1678 | consider that a completely unreadable NAND block is bad, | |
1679 | and thus should be skipped silently. | |
1680 | ||
94a45bb1 SW |
1681 | CONFIG_SPL_RELOC_STACK |
1682 | Adress of the start of the stack SPL will use after | |
1683 | relocation. If unspecified, this is equal to | |
1684 | CONFIG_SPL_STACK. | |
1685 | ||
95579793 TR |
1686 | CONFIG_SYS_SPL_MALLOC_START |
1687 | Starting address of the malloc pool used in SPL. | |
9ac4fc82 FE |
1688 | When this option is set the full malloc is used in SPL and |
1689 | it is set up by spl_init() and before that, the simple malloc() | |
1690 | can be used if CONFIG_SYS_MALLOC_F is defined. | |
95579793 TR |
1691 | |
1692 | CONFIG_SYS_SPL_MALLOC_SIZE | |
1693 | The size of the malloc pool used in SPL. | |
6a11cf48 | 1694 | |
861a86f4 TR |
1695 | CONFIG_SPL_DISPLAY_PRINT |
1696 | For ARM, enable an optional function to print more information | |
1697 | about the running system. | |
1698 | ||
2b75b0ad PK |
1699 | CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR, |
1700 | CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS | |
1701 | Sector and number of sectors to load kernel argument | |
1702 | parameters from when MMC is being used in raw mode | |
1703 | (for falcon mode) | |
1704 | ||
06f60ae3 SW |
1705 | CONFIG_SPL_MPC83XX_WAIT_FOR_NAND |
1706 | Set this for NAND SPL on PPC mpc83xx targets, so that | |
1707 | start.S waits for the rest of the SPL to load before | |
1708 | continuing (the hardware starts execution after just | |
1709 | loading the first page rather than the full 4K). | |
1710 | ||
6f4e7d3c TG |
1711 | CONFIG_SPL_UBI |
1712 | Support for a lightweight UBI (fastmap) scanner and | |
1713 | loader | |
1714 | ||
7c8eea59 YZ |
1715 | CONFIG_SPL_COMMON_INIT_DDR |
1716 | Set for common ddr init with serial presence detect in | |
1717 | SPL binary. | |
1718 | ||
95579793 TR |
1719 | CONFIG_SYS_NAND_5_ADDR_CYCLE, CONFIG_SYS_NAND_PAGE_COUNT, |
1720 | CONFIG_SYS_NAND_PAGE_SIZE, CONFIG_SYS_NAND_OOBSIZE, | |
1721 | CONFIG_SYS_NAND_BLOCK_SIZE, CONFIG_SYS_NAND_BAD_BLOCK_POS, | |
1722 | CONFIG_SYS_NAND_ECCPOS, CONFIG_SYS_NAND_ECCSIZE, | |
1723 | CONFIG_SYS_NAND_ECCBYTES | |
1724 | Defines the size and behavior of the NAND that SPL uses | |
7d4b7955 | 1725 | to read U-Boot |
95579793 | 1726 | |
7d4b7955 SW |
1727 | CONFIG_SYS_NAND_U_BOOT_DST |
1728 | Location in memory to load U-Boot to | |
1729 | ||
1730 | CONFIG_SYS_NAND_U_BOOT_SIZE | |
1731 | Size of image to load | |
95579793 TR |
1732 | |
1733 | CONFIG_SYS_NAND_U_BOOT_START | |
7d4b7955 | 1734 | Entry point in loaded image to jump to |
95579793 TR |
1735 | |
1736 | CONFIG_SYS_NAND_HW_ECC_OOBFIRST | |
1737 | Define this if you need to first read the OOB and then the | |
b445bbb4 | 1738 | data. This is used, for example, on davinci platforms. |
95579793 | 1739 | |
c57b953d PM |
1740 | CONFIG_SPL_RAM_DEVICE |
1741 | Support for running image already present in ram, in SPL binary | |
6a11cf48 | 1742 | |
ca2fca22 SW |
1743 | CONFIG_SPL_TARGET |
1744 | Final target image containing SPL and payload. Some SPLs | |
1745 | use an arch-specific makefile fragment instead, for | |
1746 | example if more than one image needs to be produced. | |
1747 | ||
b527b9c6 | 1748 | CONFIG_SPL_FIT_PRINT |
87ebee39 SG |
1749 | Printing information about a FIT image adds quite a bit of |
1750 | code to SPL. So this is normally disabled in SPL. Use this | |
1751 | option to re-enable it. This will affect the output of the | |
1752 | bootm command when booting a FIT image. | |
1753 | ||
a8c7c708 WD |
1754 | - Interrupt support (PPC): |
1755 | ||
d4ca31c4 WD |
1756 | There are common interrupt_init() and timer_interrupt() |
1757 | for all PPC archs. interrupt_init() calls interrupt_init_cpu() | |
11ccc33f | 1758 | for CPU specific initialization. interrupt_init_cpu() |
d4ca31c4 | 1759 | should set decrementer_count to appropriate value. If |
11ccc33f | 1760 | CPU resets decrementer automatically after interrupt |
d4ca31c4 | 1761 | (ppc4xx) it should set decrementer_count to zero. |
11ccc33f | 1762 | timer_interrupt() calls timer_interrupt_cpu() for CPU |
d4ca31c4 WD |
1763 | specific handling. If board has watchdog / status_led |
1764 | / other_activity_monitor it works automatically from | |
1765 | general timer_interrupt(). | |
a8c7c708 | 1766 | |
c609719b | 1767 | |
9660e442 HR |
1768 | Board initialization settings: |
1769 | ------------------------------ | |
1770 | ||
1771 | During Initialization u-boot calls a number of board specific functions | |
1772 | to allow the preparation of board specific prerequisites, e.g. pin setup | |
1773 | before drivers are initialized. To enable these callbacks the | |
1774 | following configuration macros have to be defined. Currently this is | |
1775 | architecture specific, so please check arch/your_architecture/lib/board.c | |
1776 | typically in board_init_f() and board_init_r(). | |
1777 | ||
1778 | - CONFIG_BOARD_EARLY_INIT_F: Call board_early_init_f() | |
1779 | - CONFIG_BOARD_EARLY_INIT_R: Call board_early_init_r() | |
1780 | - CONFIG_BOARD_LATE_INIT: Call board_late_init() | |
c609719b | 1781 | |
c609719b WD |
1782 | Configuration Settings: |
1783 | ----------------------- | |
1784 | ||
4d979bfd | 1785 | - MEM_SUPPORT_64BIT_DATA: Defined automatically if compiled as 64-bit. |
4d1fd7f1 YS |
1786 | Optionally it can be defined to support 64-bit memory commands. |
1787 | ||
6d0f6bcf | 1788 | - CONFIG_SYS_LONGHELP: Defined when you want long help messages included; |
c609719b WD |
1789 | undefine this when you're short of memory. |
1790 | ||
2fb2604d PT |
1791 | - CONFIG_SYS_HELP_CMD_WIDTH: Defined when you want to override the default |
1792 | width of the commands listed in the 'help' command output. | |
1793 | ||
6d0f6bcf | 1794 | - CONFIG_SYS_PROMPT: This is what U-Boot prints on the console to |
c609719b WD |
1795 | prompt for user input. |
1796 | ||
6d0f6bcf | 1797 | - CONFIG_SYS_BAUDRATE_TABLE: |
c609719b WD |
1798 | List of legal baudrate settings for this board. |
1799 | ||
e8149522 | 1800 | - CONFIG_SYS_MEM_RESERVE_SECURE |
e61a7534 | 1801 | Only implemented for ARMv8 for now. |
e8149522 YS |
1802 | If defined, the size of CONFIG_SYS_MEM_RESERVE_SECURE memory |
1803 | is substracted from total RAM and won't be reported to OS. | |
1804 | This memory can be used as secure memory. A variable | |
e61a7534 | 1805 | gd->arch.secure_ram is used to track the location. In systems |
e8149522 YS |
1806 | the RAM base is not zero, or RAM is divided into banks, |
1807 | this variable needs to be recalcuated to get the address. | |
1808 | ||
6d0f6bcf | 1809 | - CONFIG_SYS_LOADS_BAUD_CHANGE: |
c609719b WD |
1810 | Enable temporary baudrate change while serial download |
1811 | ||
6d0f6bcf | 1812 | - CONFIG_SYS_SDRAM_BASE: |
c609719b WD |
1813 | Physical start address of SDRAM. _Must_ be 0 here. |
1814 | ||
6d0f6bcf | 1815 | - CONFIG_SYS_FLASH_BASE: |
c609719b WD |
1816 | Physical start address of Flash memory. |
1817 | ||
6d0f6bcf | 1818 | - CONFIG_SYS_MONITOR_LEN: |
8bde7f77 WD |
1819 | Size of memory reserved for monitor code, used to |
1820 | determine _at_compile_time_ (!) if the environment is | |
1821 | embedded within the U-Boot image, or in a separate | |
1822 | flash sector. | |
c609719b | 1823 | |
6d0f6bcf | 1824 | - CONFIG_SYS_MALLOC_LEN: |
c609719b WD |
1825 | Size of DRAM reserved for malloc() use. |
1826 | ||
d59476b6 SG |
1827 | - CONFIG_SYS_MALLOC_F_LEN |
1828 | Size of the malloc() pool for use before relocation. If | |
1829 | this is defined, then a very simple malloc() implementation | |
1830 | will become available before relocation. The address is just | |
1831 | below the global data, and the stack is moved down to make | |
1832 | space. | |
1833 | ||
1834 | This feature allocates regions with increasing addresses | |
1835 | within the region. calloc() is supported, but realloc() | |
1836 | is not available. free() is supported but does nothing. | |
b445bbb4 | 1837 | The memory will be freed (or in fact just forgotten) when |
d59476b6 SG |
1838 | U-Boot relocates itself. |
1839 | ||
38687ae6 SG |
1840 | - CONFIG_SYS_MALLOC_SIMPLE |
1841 | Provides a simple and small malloc() and calloc() for those | |
1842 | boards which do not use the full malloc in SPL (which is | |
1843 | enabled with CONFIG_SYS_SPL_MALLOC_START). | |
1844 | ||
1dfdd9ba TR |
1845 | - CONFIG_SYS_NONCACHED_MEMORY: |
1846 | Size of non-cached memory area. This area of memory will be | |
1847 | typically located right below the malloc() area and mapped | |
1848 | uncached in the MMU. This is useful for drivers that would | |
1849 | otherwise require a lot of explicit cache maintenance. For | |
1850 | some drivers it's also impossible to properly maintain the | |
1851 | cache. For example if the regions that need to be flushed | |
1852 | are not a multiple of the cache-line size, *and* padding | |
1853 | cannot be allocated between the regions to align them (i.e. | |
1854 | if the HW requires a contiguous array of regions, and the | |
1855 | size of each region is not cache-aligned), then a flush of | |
1856 | one region may result in overwriting data that hardware has | |
1857 | written to another region in the same cache-line. This can | |
1858 | happen for example in network drivers where descriptors for | |
1859 | buffers are typically smaller than the CPU cache-line (e.g. | |
1860 | 16 bytes vs. 32 or 64 bytes). | |
1861 | ||
1862 | Non-cached memory is only supported on 32-bit ARM at present. | |
1863 | ||
6d0f6bcf | 1864 | - CONFIG_SYS_BOOTM_LEN: |
15940c9a SR |
1865 | Normally compressed uImages are limited to an |
1866 | uncompressed size of 8 MBytes. If this is not enough, | |
6d0f6bcf | 1867 | you can define CONFIG_SYS_BOOTM_LEN in your board config file |
15940c9a SR |
1868 | to adjust this setting to your needs. |
1869 | ||
6d0f6bcf | 1870 | - CONFIG_SYS_BOOTMAPSZ: |
c609719b WD |
1871 | Maximum size of memory mapped by the startup code of |
1872 | the Linux kernel; all data that must be processed by | |
7d721e34 BS |
1873 | the Linux kernel (bd_info, boot arguments, FDT blob if |
1874 | used) must be put below this limit, unless "bootm_low" | |
1bce2aeb | 1875 | environment variable is defined and non-zero. In such case |
7d721e34 | 1876 | all data for the Linux kernel must be between "bootm_low" |
c0f40859 | 1877 | and "bootm_low" + CONFIG_SYS_BOOTMAPSZ. The environment |
c3624e6e GL |
1878 | variable "bootm_mapsize" will override the value of |
1879 | CONFIG_SYS_BOOTMAPSZ. If CONFIG_SYS_BOOTMAPSZ is undefined, | |
1880 | then the value in "bootm_size" will be used instead. | |
c609719b | 1881 | |
fca43cc8 JR |
1882 | - CONFIG_SYS_BOOT_RAMDISK_HIGH: |
1883 | Enable initrd_high functionality. If defined then the | |
1884 | initrd_high feature is enabled and the bootm ramdisk subcommand | |
1885 | is enabled. | |
1886 | ||
1887 | - CONFIG_SYS_BOOT_GET_CMDLINE: | |
1888 | Enables allocating and saving kernel cmdline in space between | |
1889 | "bootm_low" and "bootm_low" + BOOTMAPSZ. | |
1890 | ||
1891 | - CONFIG_SYS_BOOT_GET_KBD: | |
1892 | Enables allocating and saving a kernel copy of the bd_info in | |
1893 | space between "bootm_low" and "bootm_low" + BOOTMAPSZ. | |
1894 | ||
6d0f6bcf | 1895 | - CONFIG_SYS_MAX_FLASH_SECT: |
c609719b WD |
1896 | Max number of sectors on a Flash chip |
1897 | ||
6d0f6bcf | 1898 | - CONFIG_SYS_FLASH_ERASE_TOUT: |
c609719b WD |
1899 | Timeout for Flash erase operations (in ms) |
1900 | ||
6d0f6bcf | 1901 | - CONFIG_SYS_FLASH_WRITE_TOUT: |
c609719b WD |
1902 | Timeout for Flash write operations (in ms) |
1903 | ||
6d0f6bcf | 1904 | - CONFIG_SYS_FLASH_LOCK_TOUT |
8564acf9 WD |
1905 | Timeout for Flash set sector lock bit operation (in ms) |
1906 | ||
6d0f6bcf | 1907 | - CONFIG_SYS_FLASH_UNLOCK_TOUT |
8564acf9 WD |
1908 | Timeout for Flash clear lock bits operation (in ms) |
1909 | ||
6d0f6bcf | 1910 | - CONFIG_SYS_FLASH_PROTECTION |
8564acf9 WD |
1911 | If defined, hardware flash sectors protection is used |
1912 | instead of U-Boot software protection. | |
1913 | ||
6d0f6bcf | 1914 | - CONFIG_SYS_DIRECT_FLASH_TFTP: |
c609719b WD |
1915 | |
1916 | Enable TFTP transfers directly to flash memory; | |
1917 | without this option such a download has to be | |
1918 | performed in two steps: (1) download to RAM, and (2) | |
1919 | copy from RAM to flash. | |
1920 | ||
1921 | The two-step approach is usually more reliable, since | |
1922 | you can check if the download worked before you erase | |
11ccc33f MZ |
1923 | the flash, but in some situations (when system RAM is |
1924 | too limited to allow for a temporary copy of the | |
c609719b WD |
1925 | downloaded image) this option may be very useful. |
1926 | ||
6d0f6bcf | 1927 | - CONFIG_SYS_FLASH_CFI: |
43d9616c | 1928 | Define if the flash driver uses extra elements in the |
5653fc33 WD |
1929 | common flash structure for storing flash geometry. |
1930 | ||
00b1883a | 1931 | - CONFIG_FLASH_CFI_DRIVER |
5653fc33 WD |
1932 | This option also enables the building of the cfi_flash driver |
1933 | in the drivers directory | |
c609719b | 1934 | |
91809ed5 PZ |
1935 | - CONFIG_FLASH_CFI_MTD |
1936 | This option enables the building of the cfi_mtd driver | |
1937 | in the drivers directory. The driver exports CFI flash | |
1938 | to the MTD layer. | |
1939 | ||
6d0f6bcf | 1940 | - CONFIG_SYS_FLASH_USE_BUFFER_WRITE |
96ef831f GL |
1941 | Use buffered writes to flash. |
1942 | ||
1943 | - CONFIG_FLASH_SPANSION_S29WS_N | |
1944 | s29ws-n MirrorBit flash has non-standard addresses for buffered | |
1945 | write commands. | |
1946 | ||
6d0f6bcf | 1947 | - CONFIG_SYS_FLASH_QUIET_TEST |
5568e613 SR |
1948 | If this option is defined, the common CFI flash doesn't |
1949 | print it's warning upon not recognized FLASH banks. This | |
1950 | is useful, if some of the configured banks are only | |
1951 | optionally available. | |
1952 | ||
9a042e9c JVB |
1953 | - CONFIG_FLASH_SHOW_PROGRESS |
1954 | If defined (must be an integer), print out countdown | |
1955 | digits and dots. Recommended value: 45 (9..1) for 80 | |
1956 | column displays, 15 (3..1) for 40 column displays. | |
1957 | ||
352ef3f1 SR |
1958 | - CONFIG_FLASH_VERIFY |
1959 | If defined, the content of the flash (destination) is compared | |
1960 | against the source after the write operation. An error message | |
1961 | will be printed when the contents are not identical. | |
1962 | Please note that this option is useless in nearly all cases, | |
1963 | since such flash programming errors usually are detected earlier | |
1964 | while unprotecting/erasing/programming. Please only enable | |
1965 | this option if you really know what you are doing. | |
1966 | ||
ea882baf WD |
1967 | - CONFIG_ENV_MAX_ENTRIES |
1968 | ||
071bc923 WD |
1969 | Maximum number of entries in the hash table that is used |
1970 | internally to store the environment settings. The default | |
1971 | setting is supposed to be generous and should work in most | |
1972 | cases. This setting can be used to tune behaviour; see | |
1973 | lib/hashtable.c for details. | |
ea882baf | 1974 | |
2598090b JH |
1975 | - CONFIG_ENV_FLAGS_LIST_DEFAULT |
1976 | - CONFIG_ENV_FLAGS_LIST_STATIC | |
1bce2aeb | 1977 | Enable validation of the values given to environment variables when |
2598090b JH |
1978 | calling env set. Variables can be restricted to only decimal, |
1979 | hexadecimal, or boolean. If CONFIG_CMD_NET is also defined, | |
1980 | the variables can also be restricted to IP address or MAC address. | |
1981 | ||
1982 | The format of the list is: | |
1983 | type_attribute = [s|d|x|b|i|m] | |
b445bbb4 JM |
1984 | access_attribute = [a|r|o|c] |
1985 | attributes = type_attribute[access_attribute] | |
2598090b JH |
1986 | entry = variable_name[:attributes] |
1987 | list = entry[,list] | |
1988 | ||
1989 | The type attributes are: | |
1990 | s - String (default) | |
1991 | d - Decimal | |
1992 | x - Hexadecimal | |
1993 | b - Boolean ([1yYtT|0nNfF]) | |
1994 | i - IP address | |
1995 | m - MAC address | |
1996 | ||
267541f7 JH |
1997 | The access attributes are: |
1998 | a - Any (default) | |
1999 | r - Read-only | |
2000 | o - Write-once | |
2001 | c - Change-default | |
2002 | ||
2598090b JH |
2003 | - CONFIG_ENV_FLAGS_LIST_DEFAULT |
2004 | Define this to a list (string) to define the ".flags" | |
b445bbb4 | 2005 | environment variable in the default or embedded environment. |
2598090b JH |
2006 | |
2007 | - CONFIG_ENV_FLAGS_LIST_STATIC | |
2008 | Define this to a list (string) to define validation that | |
2009 | should be done if an entry is not found in the ".flags" | |
2010 | environment variable. To override a setting in the static | |
2011 | list, simply add an entry for the same variable name to the | |
2012 | ".flags" variable. | |
2013 | ||
bdf1fe4e JH |
2014 | If CONFIG_REGEX is defined, the variable_name above is evaluated as a |
2015 | regular expression. This allows multiple variables to define the same | |
2016 | flags without explicitly listing them for each variable. | |
2017 | ||
c609719b WD |
2018 | The following definitions that deal with the placement and management |
2019 | of environment data (variable area); in general, we support the | |
2020 | following configurations: | |
2021 | ||
c3eb3fe4 MF |
2022 | - CONFIG_BUILD_ENVCRC: |
2023 | ||
2024 | Builds up envcrc with the target environment so that external utils | |
2025 | may easily extract it and embed it in final U-Boot images. | |
2026 | ||
c609719b | 2027 | BE CAREFUL! The first access to the environment happens quite early |
b445bbb4 | 2028 | in U-Boot initialization (when we try to get the setting of for the |
11ccc33f | 2029 | console baudrate). You *MUST* have mapped your NVRAM area then, or |
c609719b WD |
2030 | U-Boot will hang. |
2031 | ||
2032 | Please note that even with NVRAM we still use a copy of the | |
2033 | environment in RAM: we could work on NVRAM directly, but we want to | |
2034 | keep settings there always unmodified except somebody uses "saveenv" | |
2035 | to save the current settings. | |
2036 | ||
0a85a9e7 LG |
2037 | BE CAREFUL! For some special cases, the local device can not use |
2038 | "saveenv" command. For example, the local device will get the | |
fc54c7fa LG |
2039 | environment stored in a remote NOR flash by SRIO or PCIE link, |
2040 | but it can not erase, write this NOR flash by SRIO or PCIE interface. | |
0a85a9e7 | 2041 | |
b74ab737 GL |
2042 | - CONFIG_NAND_ENV_DST |
2043 | ||
2044 | Defines address in RAM to which the nand_spl code should copy the | |
2045 | environment. If redundant environment is used, it will be copied to | |
2046 | CONFIG_NAND_ENV_DST + CONFIG_ENV_SIZE. | |
2047 | ||
e881cb56 | 2048 | Please note that the environment is read-only until the monitor |
c609719b | 2049 | has been relocated to RAM and a RAM copy of the environment has been |
00caae6d | 2050 | created; also, when using EEPROM you will have to use env_get_f() |
c609719b WD |
2051 | until then to read environment variables. |
2052 | ||
85ec0bcc WD |
2053 | The environment is protected by a CRC32 checksum. Before the monitor |
2054 | is relocated into RAM, as a result of a bad CRC you will be working | |
2055 | with the compiled-in default environment - *silently*!!! [This is | |
2056 | necessary, because the first environment variable we need is the | |
2057 | "baudrate" setting for the console - if we have a bad CRC, we don't | |
2058 | have any device yet where we could complain.] | |
c609719b WD |
2059 | |
2060 | Note: once the monitor has been relocated, then it will complain if | |
2061 | the default environment is used; a new CRC is computed as soon as you | |
85ec0bcc | 2062 | use the "saveenv" command to store a valid environment. |
c609719b | 2063 | |
6d0f6bcf | 2064 | - CONFIG_SYS_FAULT_MII_ADDR: |
42d1f039 | 2065 | MII address of the PHY to check for the Ethernet link state. |
c609719b | 2066 | |
f5675aa5 RM |
2067 | - CONFIG_NS16550_MIN_FUNCTIONS: |
2068 | Define this if you desire to only have use of the NS16550_init | |
2069 | and NS16550_putc functions for the serial driver located at | |
2070 | drivers/serial/ns16550.c. This option is useful for saving | |
2071 | space for already greatly restricted images, including but not | |
2072 | limited to NAND_SPL configurations. | |
2073 | ||
b2b92f53 SG |
2074 | - CONFIG_DISPLAY_BOARDINFO |
2075 | Display information about the board that U-Boot is running on | |
2076 | when U-Boot starts up. The board function checkboard() is called | |
2077 | to do this. | |
2078 | ||
e2e3e2b1 SG |
2079 | - CONFIG_DISPLAY_BOARDINFO_LATE |
2080 | Similar to the previous option, but display this information | |
2081 | later, once stdio is running and output goes to the LCD, if | |
2082 | present. | |
2083 | ||
c609719b | 2084 | Low Level (hardware related) configuration options: |
dc7c9a1a | 2085 | --------------------------------------------------- |
c609719b | 2086 | |
6d0f6bcf | 2087 | - CONFIG_SYS_CACHELINE_SIZE: |
c609719b WD |
2088 | Cache Line Size of the CPU. |
2089 | ||
e46fedfe TT |
2090 | - CONFIG_SYS_CCSRBAR_DEFAULT: |
2091 | Default (power-on reset) physical address of CCSR on Freescale | |
2092 | PowerPC SOCs. | |
2093 | ||
2094 | - CONFIG_SYS_CCSRBAR: | |
2095 | Virtual address of CCSR. On a 32-bit build, this is typically | |
2096 | the same value as CONFIG_SYS_CCSRBAR_DEFAULT. | |
2097 | ||
e46fedfe TT |
2098 | - CONFIG_SYS_CCSRBAR_PHYS: |
2099 | Physical address of CCSR. CCSR can be relocated to a new | |
2100 | physical address, if desired. In this case, this macro should | |
c0f40859 | 2101 | be set to that address. Otherwise, it should be set to the |
e46fedfe TT |
2102 | same value as CONFIG_SYS_CCSRBAR_DEFAULT. For example, CCSR |
2103 | is typically relocated on 36-bit builds. It is recommended | |
2104 | that this macro be defined via the _HIGH and _LOW macros: | |
2105 | ||
2106 | #define CONFIG_SYS_CCSRBAR_PHYS ((CONFIG_SYS_CCSRBAR_PHYS_HIGH | |
2107 | * 1ull) << 32 | CONFIG_SYS_CCSRBAR_PHYS_LOW) | |
2108 | ||
2109 | - CONFIG_SYS_CCSRBAR_PHYS_HIGH: | |
4cf2609b WD |
2110 | Bits 33-36 of CONFIG_SYS_CCSRBAR_PHYS. This value is typically |
2111 | either 0 (32-bit build) or 0xF (36-bit build). This macro is | |
e46fedfe TT |
2112 | used in assembly code, so it must not contain typecasts or |
2113 | integer size suffixes (e.g. "ULL"). | |
2114 | ||
2115 | - CONFIG_SYS_CCSRBAR_PHYS_LOW: | |
2116 | Lower 32-bits of CONFIG_SYS_CCSRBAR_PHYS. This macro is | |
2117 | used in assembly code, so it must not contain typecasts or | |
2118 | integer size suffixes (e.g. "ULL"). | |
2119 | ||
2120 | - CONFIG_SYS_CCSR_DO_NOT_RELOCATE: | |
2121 | If this macro is defined, then CONFIG_SYS_CCSRBAR_PHYS will be | |
2122 | forced to a value that ensures that CCSR is not relocated. | |
2123 | ||
6d0f6bcf | 2124 | - CONFIG_SYS_IMMR: Physical address of the Internal Memory. |
efe2a4d5 | 2125 | DO NOT CHANGE unless you know exactly what you're |
907208c4 | 2126 | doing! (11-4) [MPC8xx systems only] |
c609719b | 2127 | |
6d0f6bcf | 2128 | - CONFIG_SYS_INIT_RAM_ADDR: |
c609719b | 2129 | |
7152b1d0 | 2130 | Start address of memory area that can be used for |
c609719b WD |
2131 | initial data and stack; please note that this must be |
2132 | writable memory that is working WITHOUT special | |
2133 | initialization, i. e. you CANNOT use normal RAM which | |
2134 | will become available only after programming the | |
2135 | memory controller and running certain initialization | |
2136 | sequences. | |
2137 | ||
2138 | U-Boot uses the following memory types: | |
907208c4 | 2139 | - MPC8xx: IMMR (internal memory of the CPU) |
c609719b | 2140 | |
6d0f6bcf | 2141 | - CONFIG_SYS_GBL_DATA_OFFSET: |
c609719b WD |
2142 | |
2143 | Offset of the initial data structure in the memory | |
6d0f6bcf JCPV |
2144 | area defined by CONFIG_SYS_INIT_RAM_ADDR. Usually |
2145 | CONFIG_SYS_GBL_DATA_OFFSET is chosen such that the initial | |
c609719b | 2146 | data is located at the end of the available space |
553f0982 | 2147 | (sometimes written as (CONFIG_SYS_INIT_RAM_SIZE - |
acd51f9d | 2148 | GENERATED_GBL_DATA_SIZE), and the initial stack is just |
6d0f6bcf JCPV |
2149 | below that area (growing from (CONFIG_SYS_INIT_RAM_ADDR + |
2150 | CONFIG_SYS_GBL_DATA_OFFSET) downward. | |
c609719b WD |
2151 | |
2152 | Note: | |
2153 | On the MPC824X (or other systems that use the data | |
2154 | cache for initial memory) the address chosen for | |
6d0f6bcf | 2155 | CONFIG_SYS_INIT_RAM_ADDR is basically arbitrary - it must |
c609719b WD |
2156 | point to an otherwise UNUSED address space between |
2157 | the top of RAM and the start of the PCI space. | |
2158 | ||
6d0f6bcf | 2159 | - CONFIG_SYS_SCCR: System Clock and reset Control Register (15-27) |
c609719b | 2160 | |
6d0f6bcf | 2161 | - CONFIG_SYS_OR_TIMING_SDRAM: |
c609719b WD |
2162 | SDRAM timing |
2163 | ||
6d0f6bcf | 2164 | - CONFIG_SYS_MAMR_PTA: |
c609719b WD |
2165 | periodic timer for refresh |
2166 | ||
a09b9b68 KG |
2167 | - CONFIG_SYS_SRIO: |
2168 | Chip has SRIO or not | |
2169 | ||
2170 | - CONFIG_SRIO1: | |
2171 | Board has SRIO 1 port available | |
2172 | ||
2173 | - CONFIG_SRIO2: | |
2174 | Board has SRIO 2 port available | |
2175 | ||
c8b28152 LG |
2176 | - CONFIG_SRIO_PCIE_BOOT_MASTER |
2177 | Board can support master function for Boot from SRIO and PCIE | |
2178 | ||
a09b9b68 KG |
2179 | - CONFIG_SYS_SRIOn_MEM_VIRT: |
2180 | Virtual Address of SRIO port 'n' memory region | |
2181 | ||
62f9b654 | 2182 | - CONFIG_SYS_SRIOn_MEM_PHYxS: |
a09b9b68 KG |
2183 | Physical Address of SRIO port 'n' memory region |
2184 | ||
2185 | - CONFIG_SYS_SRIOn_MEM_SIZE: | |
2186 | Size of SRIO port 'n' memory region | |
2187 | ||
66bd1846 FE |
2188 | - CONFIG_SYS_NAND_BUSWIDTH_16BIT |
2189 | Defined to tell the NAND controller that the NAND chip is using | |
2190 | a 16 bit bus. | |
2191 | Not all NAND drivers use this symbol. | |
a430e916 | 2192 | Example of drivers that use it: |
a430fa06 MR |
2193 | - drivers/mtd/nand/raw/ndfc.c |
2194 | - drivers/mtd/nand/raw/mxc_nand.c | |
eced4626 AW |
2195 | |
2196 | - CONFIG_SYS_NDFC_EBC0_CFG | |
2197 | Sets the EBC0_CFG register for the NDFC. If not defined | |
2198 | a default value will be used. | |
2199 | ||
bb99ad6d | 2200 | - CONFIG_SPD_EEPROM |
218ca724 WD |
2201 | Get DDR timing information from an I2C EEPROM. Common |
2202 | with pluggable memory modules such as SODIMMs | |
2203 | ||
bb99ad6d BW |
2204 | SPD_EEPROM_ADDRESS |
2205 | I2C address of the SPD EEPROM | |
2206 | ||
6d0f6bcf | 2207 | - CONFIG_SYS_SPD_BUS_NUM |
218ca724 WD |
2208 | If SPD EEPROM is on an I2C bus other than the first |
2209 | one, specify here. Note that the value must resolve | |
2210 | to something your driver can deal with. | |
bb99ad6d | 2211 | |
1b3e3c4f YS |
2212 | - CONFIG_SYS_DDR_RAW_TIMING |
2213 | Get DDR timing information from other than SPD. Common with | |
2214 | soldered DDR chips onboard without SPD. DDR raw timing | |
2215 | parameters are extracted from datasheet and hard-coded into | |
2216 | header files or board specific files. | |
2217 | ||
6f5e1dc5 YS |
2218 | - CONFIG_FSL_DDR_INTERACTIVE |
2219 | Enable interactive DDR debugging. See doc/README.fsl-ddr. | |
2220 | ||
e32d59a2 YS |
2221 | - CONFIG_FSL_DDR_SYNC_REFRESH |
2222 | Enable sync of refresh for multiple controllers. | |
2223 | ||
4516ff81 YS |
2224 | - CONFIG_FSL_DDR_BIST |
2225 | Enable built-in memory test for Freescale DDR controllers. | |
2226 | ||
6d0f6bcf | 2227 | - CONFIG_SYS_83XX_DDR_USES_CS0 |
218ca724 WD |
2228 | Only for 83xx systems. If specified, then DDR should |
2229 | be configured using CS0 and CS1 instead of CS2 and CS3. | |
2ad6b513 | 2230 | |
c26e454d WD |
2231 | - CONFIG_RMII |
2232 | Enable RMII mode for all FECs. | |
2233 | Note that this is a global option, we can't | |
2234 | have one FEC in standard MII mode and another in RMII mode. | |
2235 | ||
5cf91d6b WD |
2236 | - CONFIG_CRC32_VERIFY |
2237 | Add a verify option to the crc32 command. | |
2238 | The syntax is: | |
2239 | ||
2240 | => crc32 -v <address> <count> <crc32> | |
2241 | ||
2242 | Where address/count indicate a memory area | |
2243 | and crc32 is the correct crc32 which the | |
2244 | area should have. | |
2245 | ||
56523f12 WD |
2246 | - CONFIG_LOOPW |
2247 | Add the "loopw" memory command. This only takes effect if | |
493f420e | 2248 | the memory commands are activated globally (CONFIG_CMD_MEMORY). |
56523f12 | 2249 | |
72732318 | 2250 | - CONFIG_CMD_MX_CYCLIC |
7b466641 SR |
2251 | Add the "mdc" and "mwc" memory commands. These are cyclic |
2252 | "md/mw" commands. | |
2253 | Examples: | |
2254 | ||
efe2a4d5 | 2255 | => mdc.b 10 4 500 |
7b466641 SR |
2256 | This command will print 4 bytes (10,11,12,13) each 500 ms. |
2257 | ||
efe2a4d5 | 2258 | => mwc.l 100 12345678 10 |
7b466641 SR |
2259 | This command will write 12345678 to address 100 all 10 ms. |
2260 | ||
efe2a4d5 | 2261 | This only takes effect if the memory commands are activated |
493f420e | 2262 | globally (CONFIG_CMD_MEMORY). |
7b466641 | 2263 | |
401bb30b | 2264 | - CONFIG_SPL_BUILD |
32f2ca2a TH |
2265 | Set when the currently-running compilation is for an artifact |
2266 | that will end up in the SPL (as opposed to the TPL or U-Boot | |
2267 | proper). Code that needs stage-specific behavior should check | |
2268 | this. | |
400558b5 | 2269 | |
3aa29de0 | 2270 | - CONFIG_TPL_BUILD |
32f2ca2a TH |
2271 | Set when the currently-running compilation is for an artifact |
2272 | that will end up in the TPL (as opposed to the SPL or U-Boot | |
2273 | proper). Code that needs stage-specific behavior should check | |
2274 | this. | |
3aa29de0 | 2275 | |
5df572f0 YZ |
2276 | - CONFIG_SYS_MPC85XX_NO_RESETVEC |
2277 | Only for 85xx systems. If this variable is specified, the section | |
2278 | .resetvec is not kept and the section .bootpg is placed in the | |
2279 | previous 4k of the .text section. | |
2280 | ||
4213fc29 SG |
2281 | - CONFIG_ARCH_MAP_SYSMEM |
2282 | Generally U-Boot (and in particular the md command) uses | |
2283 | effective address. It is therefore not necessary to regard | |
2284 | U-Boot address as virtual addresses that need to be translated | |
2285 | to physical addresses. However, sandbox requires this, since | |
2286 | it maintains its own little RAM buffer which contains all | |
2287 | addressable memory. This option causes some memory accesses | |
2288 | to be mapped through map_sysmem() / unmap_sysmem(). | |
2289 | ||
588a13f7 SG |
2290 | - CONFIG_X86_RESET_VECTOR |
2291 | If defined, the x86 reset vector code is included. This is not | |
2292 | needed when U-Boot is running from Coreboot. | |
b16f521a | 2293 | |
999d7d32 KM |
2294 | - CONFIG_SYS_NAND_NO_SUBPAGE_WRITE |
2295 | Option to disable subpage write in NAND driver | |
2296 | driver that uses this: | |
a430fa06 | 2297 | drivers/mtd/nand/raw/davinci_nand.c |
999d7d32 | 2298 | |
f2717b47 TT |
2299 | Freescale QE/FMAN Firmware Support: |
2300 | ----------------------------------- | |
2301 | ||
2302 | The Freescale QUICCEngine (QE) and Frame Manager (FMAN) both support the | |
2303 | loading of "firmware", which is encoded in the QE firmware binary format. | |
2304 | This firmware often needs to be loaded during U-Boot booting, so macros | |
2305 | are used to identify the storage device (NOR flash, SPI, etc) and the address | |
2306 | within that device. | |
2307 | ||
dcf1d774 ZQ |
2308 | - CONFIG_SYS_FMAN_FW_ADDR |
2309 | The address in the storage device where the FMAN microcode is located. The | |
cc1e98b5 | 2310 | meaning of this address depends on which CONFIG_SYS_QE_FMAN_FW_IN_xxx macro |
dcf1d774 ZQ |
2311 | is also specified. |
2312 | ||
2313 | - CONFIG_SYS_QE_FW_ADDR | |
2314 | The address in the storage device where the QE microcode is located. The | |
cc1e98b5 | 2315 | meaning of this address depends on which CONFIG_SYS_QE_FMAN_FW_IN_xxx macro |
f2717b47 TT |
2316 | is also specified. |
2317 | ||
2318 | - CONFIG_SYS_QE_FMAN_FW_LENGTH | |
2319 | The maximum possible size of the firmware. The firmware binary format | |
2320 | has a field that specifies the actual size of the firmware, but it | |
2321 | might not be possible to read any part of the firmware unless some | |
2322 | local storage is allocated to hold the entire firmware first. | |
2323 | ||
2324 | - CONFIG_SYS_QE_FMAN_FW_IN_NOR | |
2325 | Specifies that QE/FMAN firmware is located in NOR flash, mapped as | |
2326 | normal addressable memory via the LBC. CONFIG_SYS_FMAN_FW_ADDR is the | |
2327 | virtual address in NOR flash. | |
2328 | ||
2329 | - CONFIG_SYS_QE_FMAN_FW_IN_NAND | |
2330 | Specifies that QE/FMAN firmware is located in NAND flash. | |
2331 | CONFIG_SYS_FMAN_FW_ADDR is the offset within NAND flash. | |
2332 | ||
2333 | - CONFIG_SYS_QE_FMAN_FW_IN_MMC | |
2334 | Specifies that QE/FMAN firmware is located on the primary SD/MMC | |
2335 | device. CONFIG_SYS_FMAN_FW_ADDR is the byte offset on that device. | |
2336 | ||
292dc6c5 LG |
2337 | - CONFIG_SYS_QE_FMAN_FW_IN_REMOTE |
2338 | Specifies that QE/FMAN firmware is located in the remote (master) | |
2339 | memory space. CONFIG_SYS_FMAN_FW_ADDR is a virtual address which | |
fc54c7fa LG |
2340 | can be mapped from slave TLB->slave LAW->slave SRIO or PCIE outbound |
2341 | window->master inbound window->master LAW->the ucode address in | |
2342 | master's memory space. | |
f2717b47 | 2343 | |
b940ca64 GR |
2344 | Freescale Layerscape Management Complex Firmware Support: |
2345 | --------------------------------------------------------- | |
2346 | The Freescale Layerscape Management Complex (MC) supports the loading of | |
2347 | "firmware". | |
2348 | This firmware often needs to be loaded during U-Boot booting, so macros | |
2349 | are used to identify the storage device (NOR flash, SPI, etc) and the address | |
2350 | within that device. | |
2351 | ||
2352 | - CONFIG_FSL_MC_ENET | |
2353 | Enable the MC driver for Layerscape SoCs. | |
2354 | ||
5c055089 PK |
2355 | Freescale Layerscape Debug Server Support: |
2356 | ------------------------------------------- | |
2357 | The Freescale Layerscape Debug Server Support supports the loading of | |
2358 | "Debug Server firmware" and triggering SP boot-rom. | |
2359 | This firmware often needs to be loaded during U-Boot booting. | |
2360 | ||
c0492141 YS |
2361 | - CONFIG_SYS_MC_RSV_MEM_ALIGN |
2362 | Define alignment of reserved memory MC requires | |
5c055089 | 2363 | |
f3f431a7 PK |
2364 | Reproducible builds |
2365 | ------------------- | |
2366 | ||
2367 | In order to achieve reproducible builds, timestamps used in the U-Boot build | |
2368 | process have to be set to a fixed value. | |
2369 | ||
2370 | This is done using the SOURCE_DATE_EPOCH environment variable. | |
2371 | SOURCE_DATE_EPOCH is to be set on the build host's shell, not as a configuration | |
2372 | option for U-Boot or an environment variable in U-Boot. | |
2373 | ||
2374 | SOURCE_DATE_EPOCH should be set to a number of seconds since the epoch, in UTC. | |
2375 | ||
c609719b WD |
2376 | Building the Software: |
2377 | ====================== | |
2378 | ||
218ca724 WD |
2379 | Building U-Boot has been tested in several native build environments |
2380 | and in many different cross environments. Of course we cannot support | |
2381 | all possibly existing versions of cross development tools in all | |
2382 | (potentially obsolete) versions. In case of tool chain problems we | |
047f6ec0 | 2383 | recommend to use the ELDK (see https://www.denx.de/wiki/DULG/ELDK) |
218ca724 | 2384 | which is extensively used to build and test U-Boot. |
c609719b | 2385 | |
218ca724 WD |
2386 | If you are not using a native environment, it is assumed that you |
2387 | have GNU cross compiling tools available in your path. In this case, | |
2388 | you must set the environment variable CROSS_COMPILE in your shell. | |
2389 | Note that no changes to the Makefile or any other source files are | |
2390 | necessary. For example using the ELDK on a 4xx CPU, please enter: | |
c609719b | 2391 | |
218ca724 WD |
2392 | $ CROSS_COMPILE=ppc_4xx- |
2393 | $ export CROSS_COMPILE | |
c609719b | 2394 | |
218ca724 WD |
2395 | U-Boot is intended to be simple to build. After installing the |
2396 | sources you must configure U-Boot for one specific board type. This | |
c609719b WD |
2397 | is done by typing: |
2398 | ||
ab584d67 | 2399 | make NAME_defconfig |
c609719b | 2400 | |
ab584d67 | 2401 | where "NAME_defconfig" is the name of one of the existing configu- |
ecb3a0a1 | 2402 | rations; see configs/*_defconfig for supported names. |
db01a2ea | 2403 | |
ecb3a0a1 | 2404 | Note: for some boards special configuration names may exist; check if |
2729af9d WD |
2405 | additional information is available from the board vendor; for |
2406 | instance, the TQM823L systems are available without (standard) | |
2407 | or with LCD support. You can select such additional "features" | |
11ccc33f | 2408 | when choosing the configuration, i. e. |
2729af9d | 2409 | |
ab584d67 | 2410 | make TQM823L_defconfig |
2729af9d WD |
2411 | - will configure for a plain TQM823L, i. e. no LCD support |
2412 | ||
ab584d67 | 2413 | make TQM823L_LCD_defconfig |
2729af9d WD |
2414 | - will configure for a TQM823L with U-Boot console on LCD |
2415 | ||
2416 | etc. | |
2417 | ||
2418 | ||
2419 | Finally, type "make all", and you should get some working U-Boot | |
2420 | images ready for download to / installation on your system: | |
2421 | ||
2422 | - "u-boot.bin" is a raw binary image | |
2423 | - "u-boot" is an image in ELF binary format | |
2424 | - "u-boot.srec" is in Motorola S-Record format | |
2425 | ||
baf31249 MB |
2426 | By default the build is performed locally and the objects are saved |
2427 | in the source directory. One of the two methods can be used to change | |
2428 | this behavior and build U-Boot to some external directory: | |
2429 | ||
2430 | 1. Add O= to the make command line invocations: | |
2431 | ||
2432 | make O=/tmp/build distclean | |
ab584d67 | 2433 | make O=/tmp/build NAME_defconfig |
baf31249 MB |
2434 | make O=/tmp/build all |
2435 | ||
adbba996 | 2436 | 2. Set environment variable KBUILD_OUTPUT to point to the desired location: |
baf31249 | 2437 | |
adbba996 | 2438 | export KBUILD_OUTPUT=/tmp/build |
baf31249 | 2439 | make distclean |
ab584d67 | 2440 | make NAME_defconfig |
baf31249 MB |
2441 | make all |
2442 | ||
adbba996 | 2443 | Note that the command line "O=" setting overrides the KBUILD_OUTPUT environment |
baf31249 MB |
2444 | variable. |
2445 | ||
215bb1c1 DS |
2446 | User specific CPPFLAGS, AFLAGS and CFLAGS can be passed to the compiler by |
2447 | setting the according environment variables KCPPFLAGS, KAFLAGS and KCFLAGS. | |
2448 | For example to treat all compiler warnings as errors: | |
2449 | ||
2450 | make KCFLAGS=-Werror | |
2729af9d WD |
2451 | |
2452 | Please be aware that the Makefiles assume you are using GNU make, so | |
2453 | for instance on NetBSD you might need to use "gmake" instead of | |
2454 | native "make". | |
2455 | ||
2456 | ||
2457 | If the system board that you have is not listed, then you will need | |
2458 | to port U-Boot to your hardware platform. To do this, follow these | |
2459 | steps: | |
2460 | ||
3c1496cd | 2461 | 1. Create a new directory to hold your board specific code. Add any |
2729af9d | 2462 | files you need. In your board directory, you will need at least |
3c1496cd PS |
2463 | the "Makefile" and a "<board>.c". |
2464 | 2. Create a new configuration file "include/configs/<board>.h" for | |
2465 | your board. | |
2729af9d WD |
2466 | 3. If you're porting U-Boot to a new CPU, then also create a new |
2467 | directory to hold your CPU specific code. Add any files you need. | |
ab584d67 | 2468 | 4. Run "make <board>_defconfig" with your new name. |
2729af9d WD |
2469 | 5. Type "make", and you should get a working "u-boot.srec" file |
2470 | to be installed on your target system. | |
2471 | 6. Debug and solve any problems that might arise. | |
2472 | [Of course, this last step is much harder than it sounds.] | |
2473 | ||
2474 | ||
2475 | Testing of U-Boot Modifications, Ports to New Hardware, etc.: | |
2476 | ============================================================== | |
2477 | ||
218ca724 WD |
2478 | If you have modified U-Boot sources (for instance added a new board |
2479 | or support for new devices, a new CPU, etc.) you are expected to | |
2729af9d | 2480 | provide feedback to the other developers. The feedback normally takes |
32f2ca2a | 2481 | the form of a "patch", i.e. a context diff against a certain (latest |
218ca724 | 2482 | official or latest in the git repository) version of U-Boot sources. |
2729af9d | 2483 | |
218ca724 WD |
2484 | But before you submit such a patch, please verify that your modifi- |
2485 | cation did not break existing code. At least make sure that *ALL* of | |
2729af9d | 2486 | the supported boards compile WITHOUT ANY compiler warnings. To do so, |
6de80f21 SG |
2487 | just run the buildman script (tools/buildman/buildman), which will |
2488 | configure and build U-Boot for ALL supported system. Be warned, this | |
2489 | will take a while. Please see the buildman README, or run 'buildman -H' | |
2490 | for documentation. | |
baf31249 MB |
2491 | |
2492 | ||
2729af9d WD |
2493 | See also "U-Boot Porting Guide" below. |
2494 | ||
2495 | ||
2496 | Monitor Commands - Overview: | |
2497 | ============================ | |
2498 | ||
2499 | go - start application at address 'addr' | |
2500 | run - run commands in an environment variable | |
2501 | bootm - boot application image from memory | |
2502 | bootp - boot image via network using BootP/TFTP protocol | |
44f074c7 | 2503 | bootz - boot zImage from memory |
2729af9d WD |
2504 | tftpboot- boot image via network using TFTP protocol |
2505 | and env variables "ipaddr" and "serverip" | |
2506 | (and eventually "gatewayip") | |
1fb7cd49 | 2507 | tftpput - upload a file via network using TFTP protocol |
2729af9d WD |
2508 | rarpboot- boot image via network using RARP/TFTP protocol |
2509 | diskboot- boot from IDE devicebootd - boot default, i.e., run 'bootcmd' | |
2510 | loads - load S-Record file over serial line | |
2511 | loadb - load binary file over serial line (kermit mode) | |
2512 | md - memory display | |
2513 | mm - memory modify (auto-incrementing) | |
2514 | nm - memory modify (constant address) | |
2515 | mw - memory write (fill) | |
bdded201 | 2516 | ms - memory search |
2729af9d WD |
2517 | cp - memory copy |
2518 | cmp - memory compare | |
2519 | crc32 - checksum calculation | |
0f89c54b | 2520 | i2c - I2C sub-system |
2729af9d WD |
2521 | sspi - SPI utility commands |
2522 | base - print or set address offset | |
2523 | printenv- print environment variables | |
9e9a530a | 2524 | pwm - control pwm channels |
2729af9d WD |
2525 | setenv - set environment variables |
2526 | saveenv - save environment variables to persistent storage | |
2527 | protect - enable or disable FLASH write protection | |
2528 | erase - erase FLASH memory | |
2529 | flinfo - print FLASH memory information | |
10635afa | 2530 | nand - NAND memory operations (see doc/README.nand) |
2729af9d WD |
2531 | bdinfo - print Board Info structure |
2532 | iminfo - print header information for application image | |
2533 | coninfo - print console devices and informations | |
2534 | ide - IDE sub-system | |
2535 | loop - infinite loop on address range | |
56523f12 | 2536 | loopw - infinite write loop on address range |
2729af9d WD |
2537 | mtest - simple RAM test |
2538 | icache - enable or disable instruction cache | |
2539 | dcache - enable or disable data cache | |
2540 | reset - Perform RESET of the CPU | |
2541 | echo - echo args to console | |
2542 | version - print monitor version | |
2543 | help - print online help | |
2544 | ? - alias for 'help' | |
2545 | ||
2546 | ||
2547 | Monitor Commands - Detailed Description: | |
2548 | ======================================== | |
2549 | ||
2550 | TODO. | |
2551 | ||
2552 | For now: just type "help <command>". | |
2553 | ||
2554 | ||
2729af9d WD |
2555 | Note for Redundant Ethernet Interfaces: |
2556 | ======================================= | |
c609719b | 2557 | |
11ccc33f | 2558 | Some boards come with redundant Ethernet interfaces; U-Boot supports |
2729af9d WD |
2559 | such configurations and is capable of automatic selection of a |
2560 | "working" interface when needed. MAC assignment works as follows: | |
c609719b | 2561 | |
2729af9d WD |
2562 | Network interfaces are numbered eth0, eth1, eth2, ... Corresponding |
2563 | MAC addresses can be stored in the environment as "ethaddr" (=>eth0), | |
2564 | "eth1addr" (=>eth1), "eth2addr", ... | |
c609719b | 2565 | |
2729af9d WD |
2566 | If the network interface stores some valid MAC address (for instance |
2567 | in SROM), this is used as default address if there is NO correspon- | |
2568 | ding setting in the environment; if the corresponding environment | |
2569 | variable is set, this overrides the settings in the card; that means: | |
c609719b | 2570 | |
2729af9d WD |
2571 | o If the SROM has a valid MAC address, and there is no address in the |
2572 | environment, the SROM's address is used. | |
c609719b | 2573 | |
2729af9d WD |
2574 | o If there is no valid address in the SROM, and a definition in the |
2575 | environment exists, then the value from the environment variable is | |
2576 | used. | |
c609719b | 2577 | |
2729af9d WD |
2578 | o If both the SROM and the environment contain a MAC address, and |
2579 | both addresses are the same, this MAC address is used. | |
c609719b | 2580 | |
2729af9d WD |
2581 | o If both the SROM and the environment contain a MAC address, and the |
2582 | addresses differ, the value from the environment is used and a | |
2583 | warning is printed. | |
c609719b | 2584 | |
2729af9d | 2585 | o If neither SROM nor the environment contain a MAC address, an error |
bef1014b JH |
2586 | is raised. If CONFIG_NET_RANDOM_ETHADDR is defined, then in this case |
2587 | a random, locally-assigned MAC is used. | |
c609719b | 2588 | |
ecee9324 | 2589 | If Ethernet drivers implement the 'write_hwaddr' function, valid MAC addresses |
c0f40859 | 2590 | will be programmed into hardware as part of the initialization process. This |
ecee9324 BW |
2591 | may be skipped by setting the appropriate 'ethmacskip' environment variable. |
2592 | The naming convention is as follows: | |
2593 | "ethmacskip" (=>eth0), "eth1macskip" (=>eth1) etc. | |
c609719b | 2594 | |
2729af9d WD |
2595 | Image Formats: |
2596 | ============== | |
c609719b | 2597 | |
3310c549 MB |
2598 | U-Boot is capable of booting (and performing other auxiliary operations on) |
2599 | images in two formats: | |
2600 | ||
2601 | New uImage format (FIT) | |
2602 | ----------------------- | |
2603 | ||
2604 | Flexible and powerful format based on Flattened Image Tree -- FIT (similar | |
2605 | to Flattened Device Tree). It allows the use of images with multiple | |
2606 | components (several kernels, ramdisks, etc.), with contents protected by | |
2607 | SHA1, MD5 or CRC32. More details are found in the doc/uImage.FIT directory. | |
2608 | ||
2609 | ||
2610 | Old uImage format | |
2611 | ----------------- | |
2612 | ||
2613 | Old image format is based on binary files which can be basically anything, | |
2614 | preceded by a special header; see the definitions in include/image.h for | |
2615 | details; basically, the header defines the following image properties: | |
c609719b | 2616 | |
2729af9d WD |
2617 | * Target Operating System (Provisions for OpenBSD, NetBSD, FreeBSD, |
2618 | 4.4BSD, Linux, SVR4, Esix, Solaris, Irix, SCO, Dell, NCR, VxWorks, | |
f5ed9e39 | 2619 | LynxOS, pSOS, QNX, RTEMS, INTEGRITY; |
0797e736 | 2620 | Currently supported: Linux, NetBSD, VxWorks, QNX, RTEMS, INTEGRITY). |
daab59ac | 2621 | * Target CPU Architecture (Provisions for Alpha, ARM, Intel x86, |
11232139 TR |
2622 | IA64, MIPS, Nios II, PowerPC, IBM S390, SuperH, Sparc, Sparc 64 Bit; |
2623 | Currently supported: ARM, Intel x86, MIPS, Nios II, PowerPC). | |
2729af9d WD |
2624 | * Compression Type (uncompressed, gzip, bzip2) |
2625 | * Load Address | |
2626 | * Entry Point | |
2627 | * Image Name | |
2628 | * Image Timestamp | |
c609719b | 2629 | |
2729af9d WD |
2630 | The header is marked by a special Magic Number, and both the header |
2631 | and the data portions of the image are secured against corruption by | |
2632 | CRC32 checksums. | |
c609719b WD |
2633 | |
2634 | ||
2729af9d WD |
2635 | Linux Support: |
2636 | ============== | |
c609719b | 2637 | |
2729af9d WD |
2638 | Although U-Boot should support any OS or standalone application |
2639 | easily, the main focus has always been on Linux during the design of | |
2640 | U-Boot. | |
c609719b | 2641 | |
2729af9d WD |
2642 | U-Boot includes many features that so far have been part of some |
2643 | special "boot loader" code within the Linux kernel. Also, any | |
2644 | "initrd" images to be used are no longer part of one big Linux image; | |
2645 | instead, kernel and "initrd" are separate images. This implementation | |
2646 | serves several purposes: | |
c609719b | 2647 | |
2729af9d WD |
2648 | - the same features can be used for other OS or standalone |
2649 | applications (for instance: using compressed images to reduce the | |
2650 | Flash memory footprint) | |
c609719b | 2651 | |
2729af9d WD |
2652 | - it becomes much easier to port new Linux kernel versions because |
2653 | lots of low-level, hardware dependent stuff are done by U-Boot | |
c609719b | 2654 | |
2729af9d WD |
2655 | - the same Linux kernel image can now be used with different "initrd" |
2656 | images; of course this also means that different kernel images can | |
2657 | be run with the same "initrd". This makes testing easier (you don't | |
2658 | have to build a new "zImage.initrd" Linux image when you just | |
2659 | change a file in your "initrd"). Also, a field-upgrade of the | |
2660 | software is easier now. | |
c609719b | 2661 | |
c609719b | 2662 | |
2729af9d WD |
2663 | Linux HOWTO: |
2664 | ============ | |
c609719b | 2665 | |
2729af9d WD |
2666 | Porting Linux to U-Boot based systems: |
2667 | --------------------------------------- | |
c609719b | 2668 | |
2729af9d WD |
2669 | U-Boot cannot save you from doing all the necessary modifications to |
2670 | configure the Linux device drivers for use with your target hardware | |
2671 | (no, we don't intend to provide a full virtual machine interface to | |
2672 | Linux :-). | |
c609719b | 2673 | |
a47a12be | 2674 | But now you can ignore ALL boot loader code (in arch/powerpc/mbxboot). |
24ee89b9 | 2675 | |
2729af9d WD |
2676 | Just make sure your machine specific header file (for instance |
2677 | include/asm-ppc/tqm8xx.h) includes the same definition of the Board | |
1dc30693 MH |
2678 | Information structure as we define in include/asm-<arch>/u-boot.h, |
2679 | and make sure that your definition of IMAP_ADDR uses the same value | |
6d0f6bcf | 2680 | as your U-Boot configuration in CONFIG_SYS_IMMR. |
24ee89b9 | 2681 | |
2eb31b13 SG |
2682 | Note that U-Boot now has a driver model, a unified model for drivers. |
2683 | If you are adding a new driver, plumb it into driver model. If there | |
2684 | is no uclass available, you are encouraged to create one. See | |
2685 | doc/driver-model. | |
2686 | ||
c609719b | 2687 | |
2729af9d WD |
2688 | Configuring the Linux kernel: |
2689 | ----------------------------- | |
c609719b | 2690 | |
2729af9d WD |
2691 | No specific requirements for U-Boot. Make sure you have some root |
2692 | device (initial ramdisk, NFS) for your target system. | |
2693 | ||
2694 | ||
2695 | Building a Linux Image: | |
2696 | ----------------------- | |
c609719b | 2697 | |
2729af9d WD |
2698 | With U-Boot, "normal" build targets like "zImage" or "bzImage" are |
2699 | not used. If you use recent kernel source, a new build target | |
2700 | "uImage" will exist which automatically builds an image usable by | |
2701 | U-Boot. Most older kernels also have support for a "pImage" target, | |
2702 | which was introduced for our predecessor project PPCBoot and uses a | |
2703 | 100% compatible format. | |
2704 | ||
2705 | Example: | |
2706 | ||
ab584d67 | 2707 | make TQM850L_defconfig |
2729af9d WD |
2708 | make oldconfig |
2709 | make dep | |
2710 | make uImage | |
2711 | ||
2712 | The "uImage" build target uses a special tool (in 'tools/mkimage') to | |
2713 | encapsulate a compressed Linux kernel image with header information, | |
2714 | CRC32 checksum etc. for use with U-Boot. This is what we are doing: | |
2715 | ||
2716 | * build a standard "vmlinux" kernel image (in ELF binary format): | |
2717 | ||
2718 | * convert the kernel into a raw binary image: | |
2719 | ||
2720 | ${CROSS_COMPILE}-objcopy -O binary \ | |
2721 | -R .note -R .comment \ | |
2722 | -S vmlinux linux.bin | |
2723 | ||
2724 | * compress the binary image: | |
2725 | ||
2726 | gzip -9 linux.bin | |
2727 | ||
2728 | * package compressed binary image for U-Boot: | |
2729 | ||
2730 | mkimage -A ppc -O linux -T kernel -C gzip \ | |
2731 | -a 0 -e 0 -n "Linux Kernel Image" \ | |
2732 | -d linux.bin.gz uImage | |
c609719b | 2733 | |
c609719b | 2734 | |
2729af9d WD |
2735 | The "mkimage" tool can also be used to create ramdisk images for use |
2736 | with U-Boot, either separated from the Linux kernel image, or | |
2737 | combined into one file. "mkimage" encapsulates the images with a 64 | |
2738 | byte header containing information about target architecture, | |
2739 | operating system, image type, compression method, entry points, time | |
2740 | stamp, CRC32 checksums, etc. | |
2741 | ||
2742 | "mkimage" can be called in two ways: to verify existing images and | |
2743 | print the header information, or to build new images. | |
2744 | ||
2745 | In the first form (with "-l" option) mkimage lists the information | |
2746 | contained in the header of an existing U-Boot image; this includes | |
2747 | checksum verification: | |
c609719b | 2748 | |
2729af9d WD |
2749 | tools/mkimage -l image |
2750 | -l ==> list image header information | |
2751 | ||
2752 | The second form (with "-d" option) is used to build a U-Boot image | |
2753 | from a "data file" which is used as image payload: | |
2754 | ||
2755 | tools/mkimage -A arch -O os -T type -C comp -a addr -e ep \ | |
2756 | -n name -d data_file image | |
2757 | -A ==> set architecture to 'arch' | |
2758 | -O ==> set operating system to 'os' | |
2759 | -T ==> set image type to 'type' | |
2760 | -C ==> set compression type 'comp' | |
2761 | -a ==> set load address to 'addr' (hex) | |
2762 | -e ==> set entry point to 'ep' (hex) | |
2763 | -n ==> set image name to 'name' | |
2764 | -d ==> use image data from 'datafile' | |
2765 | ||
69459791 WD |
2766 | Right now, all Linux kernels for PowerPC systems use the same load |
2767 | address (0x00000000), but the entry point address depends on the | |
2768 | kernel version: | |
2729af9d WD |
2769 | |
2770 | - 2.2.x kernels have the entry point at 0x0000000C, | |
2771 | - 2.3.x and later kernels have the entry point at 0x00000000. | |
2772 | ||
2773 | So a typical call to build a U-Boot image would read: | |
2774 | ||
2775 | -> tools/mkimage -n '2.4.4 kernel for TQM850L' \ | |
2776 | > -A ppc -O linux -T kernel -C gzip -a 0 -e 0 \ | |
a47a12be | 2777 | > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz \ |
2729af9d WD |
2778 | > examples/uImage.TQM850L |
2779 | Image Name: 2.4.4 kernel for TQM850L | |
2780 | Created: Wed Jul 19 02:34:59 2000 | |
2781 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2782 | Data Size: 335725 Bytes = 327.86 kB = 0.32 MB | |
2783 | Load Address: 0x00000000 | |
2784 | Entry Point: 0x00000000 | |
2785 | ||
2786 | To verify the contents of the image (or check for corruption): | |
2787 | ||
2788 | -> tools/mkimage -l examples/uImage.TQM850L | |
2789 | Image Name: 2.4.4 kernel for TQM850L | |
2790 | Created: Wed Jul 19 02:34:59 2000 | |
2791 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2792 | Data Size: 335725 Bytes = 327.86 kB = 0.32 MB | |
2793 | Load Address: 0x00000000 | |
2794 | Entry Point: 0x00000000 | |
2795 | ||
2796 | NOTE: for embedded systems where boot time is critical you can trade | |
2797 | speed for memory and install an UNCOMPRESSED image instead: this | |
2798 | needs more space in Flash, but boots much faster since it does not | |
2799 | need to be uncompressed: | |
2800 | ||
a47a12be | 2801 | -> gunzip /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz |
2729af9d WD |
2802 | -> tools/mkimage -n '2.4.4 kernel for TQM850L' \ |
2803 | > -A ppc -O linux -T kernel -C none -a 0 -e 0 \ | |
a47a12be | 2804 | > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux \ |
2729af9d WD |
2805 | > examples/uImage.TQM850L-uncompressed |
2806 | Image Name: 2.4.4 kernel for TQM850L | |
2807 | Created: Wed Jul 19 02:34:59 2000 | |
2808 | Image Type: PowerPC Linux Kernel Image (uncompressed) | |
2809 | Data Size: 792160 Bytes = 773.59 kB = 0.76 MB | |
2810 | Load Address: 0x00000000 | |
2811 | Entry Point: 0x00000000 | |
2812 | ||
2813 | ||
2814 | Similar you can build U-Boot images from a 'ramdisk.image.gz' file | |
2815 | when your kernel is intended to use an initial ramdisk: | |
2816 | ||
2817 | -> tools/mkimage -n 'Simple Ramdisk Image' \ | |
2818 | > -A ppc -O linux -T ramdisk -C gzip \ | |
2819 | > -d /LinuxPPC/images/SIMPLE-ramdisk.image.gz examples/simple-initrd | |
2820 | Image Name: Simple Ramdisk Image | |
2821 | Created: Wed Jan 12 14:01:50 2000 | |
2822 | Image Type: PowerPC Linux RAMDisk Image (gzip compressed) | |
2823 | Data Size: 566530 Bytes = 553.25 kB = 0.54 MB | |
2824 | Load Address: 0x00000000 | |
2825 | Entry Point: 0x00000000 | |
2826 | ||
e157a111 TH |
2827 | The "dumpimage" tool can be used to disassemble or list the contents of images |
2828 | built by mkimage. See dumpimage's help output (-h) for details. | |
2729af9d WD |
2829 | |
2830 | Installing a Linux Image: | |
2831 | ------------------------- | |
2832 | ||
2833 | To downloading a U-Boot image over the serial (console) interface, | |
2834 | you must convert the image to S-Record format: | |
2835 | ||
2836 | objcopy -I binary -O srec examples/image examples/image.srec | |
2837 | ||
2838 | The 'objcopy' does not understand the information in the U-Boot | |
2839 | image header, so the resulting S-Record file will be relative to | |
2840 | address 0x00000000. To load it to a given address, you need to | |
2841 | specify the target address as 'offset' parameter with the 'loads' | |
2842 | command. | |
2843 | ||
2844 | Example: install the image to address 0x40100000 (which on the | |
2845 | TQM8xxL is in the first Flash bank): | |
2846 | ||
2847 | => erase 40100000 401FFFFF | |
2848 | ||
2849 | .......... done | |
2850 | Erased 8 sectors | |
2851 | ||
2852 | => loads 40100000 | |
2853 | ## Ready for S-Record download ... | |
2854 | ~>examples/image.srec | |
2855 | 1 2 3 4 5 6 7 8 9 10 11 12 13 ... | |
2856 | ... | |
2857 | 15989 15990 15991 15992 | |
2858 | [file transfer complete] | |
2859 | [connected] | |
2860 | ## Start Addr = 0x00000000 | |
2861 | ||
2862 | ||
2863 | You can check the success of the download using the 'iminfo' command; | |
218ca724 | 2864 | this includes a checksum verification so you can be sure no data |
2729af9d WD |
2865 | corruption happened: |
2866 | ||
2867 | => imi 40100000 | |
2868 | ||
2869 | ## Checking Image at 40100000 ... | |
2870 | Image Name: 2.2.13 for initrd on TQM850L | |
2871 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2872 | Data Size: 335725 Bytes = 327 kB = 0 MB | |
2873 | Load Address: 00000000 | |
2874 | Entry Point: 0000000c | |
2875 | Verifying Checksum ... OK | |
2876 | ||
2877 | ||
2878 | Boot Linux: | |
2879 | ----------- | |
2880 | ||
2881 | The "bootm" command is used to boot an application that is stored in | |
2882 | memory (RAM or Flash). In case of a Linux kernel image, the contents | |
2883 | of the "bootargs" environment variable is passed to the kernel as | |
2884 | parameters. You can check and modify this variable using the | |
2885 | "printenv" and "setenv" commands: | |
2886 | ||
2887 | ||
2888 | => printenv bootargs | |
2889 | bootargs=root=/dev/ram | |
2890 | ||
2891 | => setenv bootargs root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2 | |
2892 | ||
2893 | => printenv bootargs | |
2894 | bootargs=root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2 | |
2895 | ||
2896 | => bootm 40020000 | |
2897 | ## Booting Linux kernel at 40020000 ... | |
2898 | Image Name: 2.2.13 for NFS on TQM850L | |
2899 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2900 | Data Size: 381681 Bytes = 372 kB = 0 MB | |
2901 | Load Address: 00000000 | |
2902 | Entry Point: 0000000c | |
2903 | Verifying Checksum ... OK | |
2904 | Uncompressing Kernel Image ... OK | |
2905 | Linux version 2.2.13 ([email protected]) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:35:17 MEST 2000 | |
2906 | Boot arguments: root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2 | |
2907 | time_init: decrementer frequency = 187500000/60 | |
2908 | Calibrating delay loop... 49.77 BogoMIPS | |
2909 | Memory: 15208k available (700k kernel code, 444k data, 32k init) [c0000000,c1000000] | |
2910 | ... | |
2911 | ||
11ccc33f | 2912 | If you want to boot a Linux kernel with initial RAM disk, you pass |
2729af9d WD |
2913 | the memory addresses of both the kernel and the initrd image (PPBCOOT |
2914 | format!) to the "bootm" command: | |
2915 | ||
2916 | => imi 40100000 40200000 | |
2917 | ||
2918 | ## Checking Image at 40100000 ... | |
2919 | Image Name: 2.2.13 for initrd on TQM850L | |
2920 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2921 | Data Size: 335725 Bytes = 327 kB = 0 MB | |
2922 | Load Address: 00000000 | |
2923 | Entry Point: 0000000c | |
2924 | Verifying Checksum ... OK | |
2925 | ||
2926 | ## Checking Image at 40200000 ... | |
2927 | Image Name: Simple Ramdisk Image | |
2928 | Image Type: PowerPC Linux RAMDisk Image (gzip compressed) | |
2929 | Data Size: 566530 Bytes = 553 kB = 0 MB | |
2930 | Load Address: 00000000 | |
2931 | Entry Point: 00000000 | |
2932 | Verifying Checksum ... OK | |
2933 | ||
2934 | => bootm 40100000 40200000 | |
2935 | ## Booting Linux kernel at 40100000 ... | |
2936 | Image Name: 2.2.13 for initrd on TQM850L | |
2937 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2938 | Data Size: 335725 Bytes = 327 kB = 0 MB | |
2939 | Load Address: 00000000 | |
2940 | Entry Point: 0000000c | |
2941 | Verifying Checksum ... OK | |
2942 | Uncompressing Kernel Image ... OK | |
2943 | ## Loading RAMDisk Image at 40200000 ... | |
2944 | Image Name: Simple Ramdisk Image | |
2945 | Image Type: PowerPC Linux RAMDisk Image (gzip compressed) | |
2946 | Data Size: 566530 Bytes = 553 kB = 0 MB | |
2947 | Load Address: 00000000 | |
2948 | Entry Point: 00000000 | |
2949 | Verifying Checksum ... OK | |
2950 | Loading Ramdisk ... OK | |
2951 | Linux version 2.2.13 ([email protected]) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:32:08 MEST 2000 | |
2952 | Boot arguments: root=/dev/ram | |
2953 | time_init: decrementer frequency = 187500000/60 | |
2954 | Calibrating delay loop... 49.77 BogoMIPS | |
2955 | ... | |
2956 | RAMDISK: Compressed image found at block 0 | |
2957 | VFS: Mounted root (ext2 filesystem). | |
2958 | ||
2959 | bash# | |
2960 | ||
0267768e MM |
2961 | Boot Linux and pass a flat device tree: |
2962 | ----------- | |
2963 | ||
2964 | First, U-Boot must be compiled with the appropriate defines. See the section | |
2965 | titled "Linux Kernel Interface" above for a more in depth explanation. The | |
2966 | following is an example of how to start a kernel and pass an updated | |
2967 | flat device tree: | |
2968 | ||
2969 | => print oftaddr | |
2970 | oftaddr=0x300000 | |
2971 | => print oft | |
2972 | oft=oftrees/mpc8540ads.dtb | |
2973 | => tftp $oftaddr $oft | |
2974 | Speed: 1000, full duplex | |
2975 | Using TSEC0 device | |
2976 | TFTP from server 192.168.1.1; our IP address is 192.168.1.101 | |
2977 | Filename 'oftrees/mpc8540ads.dtb'. | |
2978 | Load address: 0x300000 | |
2979 | Loading: # | |
2980 | done | |
2981 | Bytes transferred = 4106 (100a hex) | |
2982 | => tftp $loadaddr $bootfile | |
2983 | Speed: 1000, full duplex | |
2984 | Using TSEC0 device | |
2985 | TFTP from server 192.168.1.1; our IP address is 192.168.1.2 | |
2986 | Filename 'uImage'. | |
2987 | Load address: 0x200000 | |
2988 | Loading:############ | |
2989 | done | |
2990 | Bytes transferred = 1029407 (fb51f hex) | |
2991 | => print loadaddr | |
2992 | loadaddr=200000 | |
2993 | => print oftaddr | |
2994 | oftaddr=0x300000 | |
2995 | => bootm $loadaddr - $oftaddr | |
2996 | ## Booting image at 00200000 ... | |
a9398e01 WD |
2997 | Image Name: Linux-2.6.17-dirty |
2998 | Image Type: PowerPC Linux Kernel Image (gzip compressed) | |
2999 | Data Size: 1029343 Bytes = 1005.2 kB | |
0267768e | 3000 | Load Address: 00000000 |
a9398e01 | 3001 | Entry Point: 00000000 |
0267768e MM |
3002 | Verifying Checksum ... OK |
3003 | Uncompressing Kernel Image ... OK | |
3004 | Booting using flat device tree at 0x300000 | |
3005 | Using MPC85xx ADS machine description | |
3006 | Memory CAM mapping: CAM0=256Mb, CAM1=256Mb, CAM2=0Mb residual: 0Mb | |
3007 | [snip] | |
3008 | ||
3009 | ||
2729af9d WD |
3010 | More About U-Boot Image Types: |
3011 | ------------------------------ | |
3012 | ||
3013 | U-Boot supports the following image types: | |
3014 | ||
3015 | "Standalone Programs" are directly runnable in the environment | |
3016 | provided by U-Boot; it is expected that (if they behave | |
3017 | well) you can continue to work in U-Boot after return from | |
3018 | the Standalone Program. | |
3019 | "OS Kernel Images" are usually images of some Embedded OS which | |
3020 | will take over control completely. Usually these programs | |
3021 | will install their own set of exception handlers, device | |
3022 | drivers, set up the MMU, etc. - this means, that you cannot | |
3023 | expect to re-enter U-Boot except by resetting the CPU. | |
3024 | "RAMDisk Images" are more or less just data blocks, and their | |
3025 | parameters (address, size) are passed to an OS kernel that is | |
3026 | being started. | |
3027 | "Multi-File Images" contain several images, typically an OS | |
3028 | (Linux) kernel image and one or more data images like | |
3029 | RAMDisks. This construct is useful for instance when you want | |
3030 | to boot over the network using BOOTP etc., where the boot | |
3031 | server provides just a single image file, but you want to get | |
3032 | for instance an OS kernel and a RAMDisk image. | |
3033 | ||
3034 | "Multi-File Images" start with a list of image sizes, each | |
3035 | image size (in bytes) specified by an "uint32_t" in network | |
3036 | byte order. This list is terminated by an "(uint32_t)0". | |
3037 | Immediately after the terminating 0 follow the images, one by | |
3038 | one, all aligned on "uint32_t" boundaries (size rounded up to | |
3039 | a multiple of 4 bytes). | |
3040 | ||
3041 | "Firmware Images" are binary images containing firmware (like | |
3042 | U-Boot or FPGA images) which usually will be programmed to | |
3043 | flash memory. | |
3044 | ||
3045 | "Script files" are command sequences that will be executed by | |
3046 | U-Boot's command interpreter; this feature is especially | |
3047 | useful when you configure U-Boot to use a real shell (hush) | |
3048 | as command interpreter. | |
3049 | ||
44f074c7 MV |
3050 | Booting the Linux zImage: |
3051 | ------------------------- | |
3052 | ||
3053 | On some platforms, it's possible to boot Linux zImage. This is done | |
3054 | using the "bootz" command. The syntax of "bootz" command is the same | |
3055 | as the syntax of "bootm" command. | |
3056 | ||
8ac28563 | 3057 | Note, defining the CONFIG_SUPPORT_RAW_INITRD allows user to supply |
017e1f3f MV |
3058 | kernel with raw initrd images. The syntax is slightly different, the |
3059 | address of the initrd must be augmented by it's size, in the following | |
3060 | format: "<initrd addres>:<initrd size>". | |
3061 | ||
2729af9d WD |
3062 | |
3063 | Standalone HOWTO: | |
3064 | ================= | |
3065 | ||
3066 | One of the features of U-Boot is that you can dynamically load and | |
3067 | run "standalone" applications, which can use some resources of | |
3068 | U-Boot like console I/O functions or interrupt services. | |
3069 | ||
3070 | Two simple examples are included with the sources: | |
3071 | ||
3072 | "Hello World" Demo: | |
3073 | ------------------- | |
3074 | ||
3075 | 'examples/hello_world.c' contains a small "Hello World" Demo | |
3076 | application; it is automatically compiled when you build U-Boot. | |
3077 | It's configured to run at address 0x00040004, so you can play with it | |
3078 | like that: | |
3079 | ||
3080 | => loads | |
3081 | ## Ready for S-Record download ... | |
3082 | ~>examples/hello_world.srec | |
3083 | 1 2 3 4 5 6 7 8 9 10 11 ... | |
3084 | [file transfer complete] | |
3085 | [connected] | |
3086 | ## Start Addr = 0x00040004 | |
3087 | ||
3088 | => go 40004 Hello World! This is a test. | |
3089 | ## Starting application at 0x00040004 ... | |
3090 | Hello World | |
3091 | argc = 7 | |
3092 | argv[0] = "40004" | |
3093 | argv[1] = "Hello" | |
3094 | argv[2] = "World!" | |
3095 | argv[3] = "This" | |
3096 | argv[4] = "is" | |
3097 | argv[5] = "a" | |
3098 | argv[6] = "test." | |
3099 | argv[7] = "<NULL>" | |
3100 | Hit any key to exit ... | |
3101 | ||
3102 | ## Application terminated, rc = 0x0 | |
3103 | ||
3104 | Another example, which demonstrates how to register a CPM interrupt | |
3105 | handler with the U-Boot code, can be found in 'examples/timer.c'. | |
3106 | Here, a CPM timer is set up to generate an interrupt every second. | |
3107 | The interrupt service routine is trivial, just printing a '.' | |
3108 | character, but this is just a demo program. The application can be | |
3109 | controlled by the following keys: | |
3110 | ||
3111 | ? - print current values og the CPM Timer registers | |
3112 | b - enable interrupts and start timer | |
3113 | e - stop timer and disable interrupts | |
3114 | q - quit application | |
3115 | ||
3116 | => loads | |
3117 | ## Ready for S-Record download ... | |
3118 | ~>examples/timer.srec | |
3119 | 1 2 3 4 5 6 7 8 9 10 11 ... | |
3120 | [file transfer complete] | |
3121 | [connected] | |
3122 | ## Start Addr = 0x00040004 | |
3123 | ||
3124 | => go 40004 | |
3125 | ## Starting application at 0x00040004 ... | |
3126 | TIMERS=0xfff00980 | |
3127 | Using timer 1 | |
3128 | tgcr @ 0xfff00980, tmr @ 0xfff00990, trr @ 0xfff00994, tcr @ 0xfff00998, tcn @ 0xfff0099c, ter @ 0xfff009b0 | |
3129 | ||
3130 | Hit 'b': | |
3131 | [q, b, e, ?] Set interval 1000000 us | |
3132 | Enabling timer | |
3133 | Hit '?': | |
3134 | [q, b, e, ?] ........ | |
3135 | tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0xef6, ter=0x0 | |
3136 | Hit '?': | |
3137 | [q, b, e, ?] . | |
3138 | tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x2ad4, ter=0x0 | |
3139 | Hit '?': | |
3140 | [q, b, e, ?] . | |
3141 | tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x1efc, ter=0x0 | |
3142 | Hit '?': | |
3143 | [q, b, e, ?] . | |
3144 | tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x169d, ter=0x0 | |
3145 | Hit 'e': | |
3146 | [q, b, e, ?] ...Stopping timer | |
3147 | Hit 'q': | |
3148 | [q, b, e, ?] ## Application terminated, rc = 0x0 | |
3149 | ||
3150 | ||
3151 | Minicom warning: | |
3152 | ================ | |
3153 | ||
3154 | Over time, many people have reported problems when trying to use the | |
3155 | "minicom" terminal emulation program for serial download. I (wd) | |
3156 | consider minicom to be broken, and recommend not to use it. Under | |
3157 | Unix, I recommend to use C-Kermit for general purpose use (and | |
3158 | especially for kermit binary protocol download ("loadb" command), and | |
e53515a2 | 3159 | use "cu" for S-Record download ("loads" command). See |
047f6ec0 | 3160 | https://www.denx.de/wiki/view/DULG/SystemSetup#Section_4.3. |
e53515a2 KP |
3161 | for help with kermit. |
3162 | ||
2729af9d WD |
3163 | |
3164 | Nevertheless, if you absolutely want to use it try adding this | |
3165 | configuration to your "File transfer protocols" section: | |
3166 | ||
3167 | Name Program Name U/D FullScr IO-Red. Multi | |
3168 | X kermit /usr/bin/kermit -i -l %l -s Y U Y N N | |
3169 | Y kermit /usr/bin/kermit -i -l %l -r N D Y N N | |
3170 | ||
3171 | ||
3172 | NetBSD Notes: | |
3173 | ============= | |
3174 | ||
3175 | Starting at version 0.9.2, U-Boot supports NetBSD both as host | |
3176 | (build U-Boot) and target system (boots NetBSD/mpc8xx). | |
3177 | ||
3178 | Building requires a cross environment; it is known to work on | |
3179 | NetBSD/i386 with the cross-powerpc-netbsd-1.3 package (you will also | |
3180 | need gmake since the Makefiles are not compatible with BSD make). | |
3181 | Note that the cross-powerpc package does not install include files; | |
3182 | attempting to build U-Boot will fail because <machine/ansi.h> is | |
3183 | missing. This file has to be installed and patched manually: | |
3184 | ||
3185 | # cd /usr/pkg/cross/powerpc-netbsd/include | |
3186 | # mkdir powerpc | |
3187 | # ln -s powerpc machine | |
3188 | # cp /usr/src/sys/arch/powerpc/include/ansi.h powerpc/ansi.h | |
3189 | # ${EDIT} powerpc/ansi.h ## must remove __va_list, _BSD_VA_LIST | |
3190 | ||
3191 | Native builds *don't* work due to incompatibilities between native | |
3192 | and U-Boot include files. | |
3193 | ||
3194 | Booting assumes that (the first part of) the image booted is a | |
3195 | stage-2 loader which in turn loads and then invokes the kernel | |
3196 | proper. Loader sources will eventually appear in the NetBSD source | |
3197 | tree (probably in sys/arc/mpc8xx/stand/u-boot_stage2/); in the | |
2a8af187 | 3198 | meantime, see ftp://ftp.denx.de/pub/u-boot/ppcboot_stage2.tar.gz |
2729af9d WD |
3199 | |
3200 | ||
3201 | Implementation Internals: | |
3202 | ========================= | |
3203 | ||
3204 | The following is not intended to be a complete description of every | |
3205 | implementation detail. However, it should help to understand the | |
3206 | inner workings of U-Boot and make it easier to port it to custom | |
3207 | hardware. | |
3208 | ||
3209 | ||
3210 | Initial Stack, Global Data: | |
3211 | --------------------------- | |
3212 | ||
3213 | The implementation of U-Boot is complicated by the fact that U-Boot | |
3214 | starts running out of ROM (flash memory), usually without access to | |
3215 | system RAM (because the memory controller is not initialized yet). | |
3216 | This means that we don't have writable Data or BSS segments, and BSS | |
3217 | is not initialized as zero. To be able to get a C environment working | |
3218 | at all, we have to allocate at least a minimal stack. Implementation | |
3219 | options for this are defined and restricted by the CPU used: Some CPU | |
3220 | models provide on-chip memory (like the IMMR area on MPC8xx and | |
3221 | MPC826x processors), on others (parts of) the data cache can be | |
3222 | locked as (mis-) used as memory, etc. | |
3223 | ||
218ca724 | 3224 | Chris Hallinan posted a good summary of these issues to the |
0668236b | 3225 | U-Boot mailing list: |
2729af9d WD |
3226 | |
3227 | Subject: RE: [U-Boot-Users] RE: More On Memory Bank x (nothingness)? | |
3228 | From: "Chris Hallinan" <[email protected]> | |
3229 | Date: Mon, 10 Feb 2003 16:43:46 -0500 (22:43 MET) | |
3230 | ... | |
3231 | ||
3232 | Correct me if I'm wrong, folks, but the way I understand it | |
3233 | is this: Using DCACHE as initial RAM for Stack, etc, does not | |
3234 | require any physical RAM backing up the cache. The cleverness | |
3235 | is that the cache is being used as a temporary supply of | |
3236 | necessary storage before the SDRAM controller is setup. It's | |
11ccc33f | 3237 | beyond the scope of this list to explain the details, but you |
2729af9d WD |
3238 | can see how this works by studying the cache architecture and |
3239 | operation in the architecture and processor-specific manuals. | |
3240 | ||
3241 | OCM is On Chip Memory, which I believe the 405GP has 4K. It | |
3242 | is another option for the system designer to use as an | |
11ccc33f | 3243 | initial stack/RAM area prior to SDRAM being available. Either |
2729af9d WD |
3244 | option should work for you. Using CS 4 should be fine if your |
3245 | board designers haven't used it for something that would | |
3246 | cause you grief during the initial boot! It is frequently not | |
3247 | used. | |
3248 | ||
6d0f6bcf | 3249 | CONFIG_SYS_INIT_RAM_ADDR should be somewhere that won't interfere |
2729af9d WD |
3250 | with your processor/board/system design. The default value |
3251 | you will find in any recent u-boot distribution in | |
8a316c9b | 3252 | walnut.h should work for you. I'd set it to a value larger |
2729af9d WD |
3253 | than your SDRAM module. If you have a 64MB SDRAM module, set |
3254 | it above 400_0000. Just make sure your board has no resources | |
3255 | that are supposed to respond to that address! That code in | |
3256 | start.S has been around a while and should work as is when | |
3257 | you get the config right. | |
3258 | ||
3259 | -Chris Hallinan | |
3260 | DS4.COM, Inc. | |
3261 | ||
3262 | It is essential to remember this, since it has some impact on the C | |
3263 | code for the initialization procedures: | |
3264 | ||
3265 | * Initialized global data (data segment) is read-only. Do not attempt | |
3266 | to write it. | |
3267 | ||
b445bbb4 | 3268 | * Do not use any uninitialized global data (or implicitly initialized |
2729af9d WD |
3269 | as zero data - BSS segment) at all - this is undefined, initiali- |
3270 | zation is performed later (when relocating to RAM). | |
3271 | ||
3272 | * Stack space is very limited. Avoid big data buffers or things like | |
3273 | that. | |
3274 | ||
3275 | Having only the stack as writable memory limits means we cannot use | |
b445bbb4 | 3276 | normal global data to share information between the code. But it |
2729af9d WD |
3277 | turned out that the implementation of U-Boot can be greatly |
3278 | simplified by making a global data structure (gd_t) available to all | |
3279 | functions. We could pass a pointer to this data as argument to _all_ | |
3280 | functions, but this would bloat the code. Instead we use a feature of | |
3281 | the GCC compiler (Global Register Variables) to share the data: we | |
3282 | place a pointer (gd) to the global data into a register which we | |
3283 | reserve for this purpose. | |
3284 | ||
3285 | When choosing a register for such a purpose we are restricted by the | |
3286 | relevant (E)ABI specifications for the current architecture, and by | |
3287 | GCC's implementation. | |
3288 | ||
3289 | For PowerPC, the following registers have specific use: | |
3290 | R1: stack pointer | |
e7670f6c | 3291 | R2: reserved for system use |
2729af9d WD |
3292 | R3-R4: parameter passing and return values |
3293 | R5-R10: parameter passing | |
3294 | R13: small data area pointer | |
3295 | R30: GOT pointer | |
3296 | R31: frame pointer | |
3297 | ||
e6bee808 JT |
3298 | (U-Boot also uses R12 as internal GOT pointer. r12 |
3299 | is a volatile register so r12 needs to be reset when | |
3300 | going back and forth between asm and C) | |
2729af9d | 3301 | |
e7670f6c | 3302 | ==> U-Boot will use R2 to hold a pointer to the global data |
2729af9d WD |
3303 | |
3304 | Note: on PPC, we could use a static initializer (since the | |
3305 | address of the global data structure is known at compile time), | |
3306 | but it turned out that reserving a register results in somewhat | |
3307 | smaller code - although the code savings are not that big (on | |
3308 | average for all boards 752 bytes for the whole U-Boot image, | |
3309 | 624 text + 127 data). | |
3310 | ||
3311 | On ARM, the following registers are used: | |
3312 | ||
3313 | R0: function argument word/integer result | |
3314 | R1-R3: function argument word | |
12eba1b4 JH |
3315 | R9: platform specific |
3316 | R10: stack limit (used only if stack checking is enabled) | |
2729af9d WD |
3317 | R11: argument (frame) pointer |
3318 | R12: temporary workspace | |
3319 | R13: stack pointer | |
3320 | R14: link register | |
3321 | R15: program counter | |
3322 | ||
12eba1b4 JH |
3323 | ==> U-Boot will use R9 to hold a pointer to the global data |
3324 | ||
3325 | Note: on ARM, only R_ARM_RELATIVE relocations are supported. | |
2729af9d | 3326 | |
0df01fd3 | 3327 | On Nios II, the ABI is documented here: |
047f6ec0 | 3328 | https://www.altera.com/literature/hb/nios2/n2cpu_nii51016.pdf |
0df01fd3 TC |
3329 | |
3330 | ==> U-Boot will use gp to hold a pointer to the global data | |
3331 | ||
3332 | Note: on Nios II, we give "-G0" option to gcc and don't use gp | |
3333 | to access small data sections, so gp is free. | |
3334 | ||
3fafced7 RC |
3335 | On RISC-V, the following registers are used: |
3336 | ||
3337 | x0: hard-wired zero (zero) | |
3338 | x1: return address (ra) | |
3339 | x2: stack pointer (sp) | |
3340 | x3: global pointer (gp) | |
3341 | x4: thread pointer (tp) | |
3342 | x5: link register (t0) | |
3343 | x8: frame pointer (fp) | |
3344 | x10-x11: arguments/return values (a0-1) | |
3345 | x12-x17: arguments (a2-7) | |
3346 | x28-31: temporaries (t3-6) | |
3347 | pc: program counter (pc) | |
3348 | ||
3349 | ==> U-Boot will use gp to hold a pointer to the global data | |
3350 | ||
2729af9d WD |
3351 | Memory Management: |
3352 | ------------------ | |
3353 | ||
3354 | U-Boot runs in system state and uses physical addresses, i.e. the | |
3355 | MMU is not used either for address mapping nor for memory protection. | |
3356 | ||
3357 | The available memory is mapped to fixed addresses using the memory | |
3358 | controller. In this process, a contiguous block is formed for each | |
3359 | memory type (Flash, SDRAM, SRAM), even when it consists of several | |
3360 | physical memory banks. | |
3361 | ||
3362 | U-Boot is installed in the first 128 kB of the first Flash bank (on | |
3363 | TQM8xxL modules this is the range 0x40000000 ... 0x4001FFFF). After | |
3364 | booting and sizing and initializing DRAM, the code relocates itself | |
3365 | to the upper end of DRAM. Immediately below the U-Boot code some | |
6d0f6bcf | 3366 | memory is reserved for use by malloc() [see CONFIG_SYS_MALLOC_LEN |
2729af9d WD |
3367 | configuration setting]. Below that, a structure with global Board |
3368 | Info data is placed, followed by the stack (growing downward). | |
3369 | ||
3370 | Additionally, some exception handler code is copied to the low 8 kB | |
3371 | of DRAM (0x00000000 ... 0x00001FFF). | |
3372 | ||
3373 | So a typical memory configuration with 16 MB of DRAM could look like | |
3374 | this: | |
3375 | ||
3376 | 0x0000 0000 Exception Vector code | |
3377 | : | |
3378 | 0x0000 1FFF | |
3379 | 0x0000 2000 Free for Application Use | |
3380 | : | |
3381 | : | |
3382 | ||
3383 | : | |
3384 | : | |
3385 | 0x00FB FF20 Monitor Stack (Growing downward) | |
3386 | 0x00FB FFAC Board Info Data and permanent copy of global data | |
3387 | 0x00FC 0000 Malloc Arena | |
3388 | : | |
3389 | 0x00FD FFFF | |
3390 | 0x00FE 0000 RAM Copy of Monitor Code | |
3391 | ... eventually: LCD or video framebuffer | |
3392 | ... eventually: pRAM (Protected RAM - unchanged by reset) | |
3393 | 0x00FF FFFF [End of RAM] | |
3394 | ||
3395 | ||
3396 | System Initialization: | |
3397 | ---------------------- | |
c609719b | 3398 | |
2729af9d | 3399 | In the reset configuration, U-Boot starts at the reset entry point |
11ccc33f | 3400 | (on most PowerPC systems at address 0x00000100). Because of the reset |
b445bbb4 | 3401 | configuration for CS0# this is a mirror of the on board Flash memory. |
2729af9d WD |
3402 | To be able to re-map memory U-Boot then jumps to its link address. |
3403 | To be able to implement the initialization code in C, a (small!) | |
3404 | initial stack is set up in the internal Dual Ported RAM (in case CPUs | |
2eb48ff7 HS |
3405 | which provide such a feature like), or in a locked part of the data |
3406 | cache. After that, U-Boot initializes the CPU core, the caches and | |
3407 | the SIU. | |
2729af9d WD |
3408 | |
3409 | Next, all (potentially) available memory banks are mapped using a | |
3410 | preliminary mapping. For example, we put them on 512 MB boundaries | |
3411 | (multiples of 0x20000000: SDRAM on 0x00000000 and 0x20000000, Flash | |
3412 | on 0x40000000 and 0x60000000, SRAM on 0x80000000). Then UPM A is | |
3413 | programmed for SDRAM access. Using the temporary configuration, a | |
3414 | simple memory test is run that determines the size of the SDRAM | |
3415 | banks. | |
3416 | ||
3417 | When there is more than one SDRAM bank, and the banks are of | |
3418 | different size, the largest is mapped first. For equal size, the first | |
3419 | bank (CS2#) is mapped first. The first mapping is always for address | |
3420 | 0x00000000, with any additional banks following immediately to create | |
3421 | contiguous memory starting from 0. | |
3422 | ||
3423 | Then, the monitor installs itself at the upper end of the SDRAM area | |
3424 | and allocates memory for use by malloc() and for the global Board | |
3425 | Info data; also, the exception vector code is copied to the low RAM | |
3426 | pages, and the final stack is set up. | |
3427 | ||
3428 | Only after this relocation will you have a "normal" C environment; | |
3429 | until that you are restricted in several ways, mostly because you are | |
3430 | running from ROM, and because the code will have to be relocated to a | |
3431 | new address in RAM. | |
3432 | ||
3433 | ||
3434 | U-Boot Porting Guide: | |
3435 | ---------------------- | |
c609719b | 3436 | |
2729af9d WD |
3437 | [Based on messages by Jerry Van Baren in the U-Boot-Users mailing |
3438 | list, October 2002] | |
c609719b WD |
3439 | |
3440 | ||
6c3fef28 | 3441 | int main(int argc, char *argv[]) |
2729af9d WD |
3442 | { |
3443 | sighandler_t no_more_time; | |
c609719b | 3444 | |
6c3fef28 JVB |
3445 | signal(SIGALRM, no_more_time); |
3446 | alarm(PROJECT_DEADLINE - toSec (3 * WEEK)); | |
c609719b | 3447 | |
2729af9d | 3448 | if (available_money > available_manpower) { |
6c3fef28 | 3449 | Pay consultant to port U-Boot; |
c609719b WD |
3450 | return 0; |
3451 | } | |
3452 | ||
2729af9d WD |
3453 | Download latest U-Boot source; |
3454 | ||
0668236b | 3455 | Subscribe to u-boot mailing list; |
2729af9d | 3456 | |
6c3fef28 JVB |
3457 | if (clueless) |
3458 | email("Hi, I am new to U-Boot, how do I get started?"); | |
2729af9d WD |
3459 | |
3460 | while (learning) { | |
3461 | Read the README file in the top level directory; | |
047f6ec0 | 3462 | Read https://www.denx.de/wiki/bin/view/DULG/Manual; |
24bcaec7 | 3463 | Read applicable doc/README.*; |
2729af9d | 3464 | Read the source, Luke; |
6c3fef28 | 3465 | /* find . -name "*.[chS]" | xargs grep -i <keyword> */ |
2729af9d WD |
3466 | } |
3467 | ||
6c3fef28 JVB |
3468 | if (available_money > toLocalCurrency ($2500)) |
3469 | Buy a BDI3000; | |
3470 | else | |
2729af9d | 3471 | Add a lot of aggravation and time; |
2729af9d | 3472 | |
6c3fef28 JVB |
3473 | if (a similar board exists) { /* hopefully... */ |
3474 | cp -a board/<similar> board/<myboard> | |
3475 | cp include/configs/<similar>.h include/configs/<myboard>.h | |
3476 | } else { | |
3477 | Create your own board support subdirectory; | |
3478 | Create your own board include/configs/<myboard>.h file; | |
3479 | } | |
3480 | Edit new board/<myboard> files | |
3481 | Edit new include/configs/<myboard>.h | |
3482 | ||
3483 | while (!accepted) { | |
3484 | while (!running) { | |
3485 | do { | |
3486 | Add / modify source code; | |
3487 | } until (compiles); | |
3488 | Debug; | |
3489 | if (clueless) | |
3490 | email("Hi, I am having problems..."); | |
3491 | } | |
3492 | Send patch file to the U-Boot email list; | |
3493 | if (reasonable critiques) | |
3494 | Incorporate improvements from email list code review; | |
3495 | else | |
3496 | Defend code as written; | |
2729af9d | 3497 | } |
2729af9d WD |
3498 | |
3499 | return 0; | |
3500 | } | |
3501 | ||
3502 | void no_more_time (int sig) | |
3503 | { | |
3504 | hire_a_guru(); | |
3505 | } | |
3506 | ||
c609719b | 3507 | |
2729af9d WD |
3508 | Coding Standards: |
3509 | ----------------- | |
c609719b | 3510 | |
2729af9d | 3511 | All contributions to U-Boot should conform to the Linux kernel |
659208da BS |
3512 | coding style; see the kernel coding style guide at |
3513 | https://www.kernel.org/doc/html/latest/process/coding-style.html, and the | |
3514 | script "scripts/Lindent" in your Linux kernel source directory. | |
2c051651 DZ |
3515 | |
3516 | Source files originating from a different project (for example the | |
3517 | MTD subsystem) are generally exempt from these guidelines and are not | |
b445bbb4 | 3518 | reformatted to ease subsequent migration to newer versions of those |
2c051651 DZ |
3519 | sources. |
3520 | ||
3521 | Please note that U-Boot is implemented in C (and to some small parts in | |
3522 | Assembler); no C++ is used, so please do not use C++ style comments (//) | |
3523 | in your code. | |
c609719b | 3524 | |
2729af9d WD |
3525 | Please also stick to the following formatting rules: |
3526 | - remove any trailing white space | |
7ca9296e | 3527 | - use TAB characters for indentation and vertical alignment, not spaces |
2729af9d | 3528 | - make sure NOT to use DOS '\r\n' line feeds |
7ca9296e | 3529 | - do not add more than 2 consecutive empty lines to source files |
2729af9d | 3530 | - do not add trailing empty lines to source files |
180d3f74 | 3531 | |
2729af9d WD |
3532 | Submissions which do not conform to the standards may be returned |
3533 | with a request to reformat the changes. | |
c609719b WD |
3534 | |
3535 | ||
2729af9d WD |
3536 | Submitting Patches: |
3537 | ------------------- | |
c609719b | 3538 | |
2729af9d WD |
3539 | Since the number of patches for U-Boot is growing, we need to |
3540 | establish some rules. Submissions which do not conform to these rules | |
3541 | may be rejected, even when they contain important and valuable stuff. | |
c609719b | 3542 | |
047f6ec0 | 3543 | Please see https://www.denx.de/wiki/U-Boot/Patches for details. |
218ca724 | 3544 | |
0668236b | 3545 | Patches shall be sent to the u-boot mailing list <[email protected]>; |
1dade18e | 3546 | see https://lists.denx.de/listinfo/u-boot |
0668236b | 3547 | |
2729af9d WD |
3548 | When you send a patch, please include the following information with |
3549 | it: | |
c609719b | 3550 | |
2729af9d WD |
3551 | * For bug fixes: a description of the bug and how your patch fixes |
3552 | this bug. Please try to include a way of demonstrating that the | |
3553 | patch actually fixes something. | |
c609719b | 3554 | |
2729af9d WD |
3555 | * For new features: a description of the feature and your |
3556 | implementation. | |
c609719b | 3557 | |
7207b366 RD |
3558 | * For major contributions, add a MAINTAINERS file with your |
3559 | information and associated file and directory references. | |
c609719b | 3560 | |
27af930e AA |
3561 | * When you add support for a new board, don't forget to add a |
3562 | maintainer e-mail address to the boards.cfg file, too. | |
c609719b | 3563 | |
2729af9d WD |
3564 | * If your patch adds new configuration options, don't forget to |
3565 | document these in the README file. | |
c609719b | 3566 | |
218ca724 WD |
3567 | * The patch itself. If you are using git (which is *strongly* |
3568 | recommended) you can easily generate the patch using the | |
7ca9296e | 3569 | "git format-patch". If you then use "git send-email" to send it to |
218ca724 WD |
3570 | the U-Boot mailing list, you will avoid most of the common problems |
3571 | with some other mail clients. | |
3572 | ||
3573 | If you cannot use git, use "diff -purN OLD NEW". If your version of | |
3574 | diff does not support these options, then get the latest version of | |
3575 | GNU diff. | |
c609719b | 3576 | |
218ca724 WD |
3577 | The current directory when running this command shall be the parent |
3578 | directory of the U-Boot source tree (i. e. please make sure that | |
3579 | your patch includes sufficient directory information for the | |
3580 | affected files). | |
6dff5529 | 3581 | |
218ca724 WD |
3582 | We prefer patches as plain text. MIME attachments are discouraged, |
3583 | and compressed attachments must not be used. | |
c609719b | 3584 | |
2729af9d WD |
3585 | * If one logical set of modifications affects or creates several |
3586 | files, all these changes shall be submitted in a SINGLE patch file. | |
52f52c14 | 3587 | |
2729af9d WD |
3588 | * Changesets that contain different, unrelated modifications shall be |
3589 | submitted as SEPARATE patches, one patch per changeset. | |
8bde7f77 | 3590 | |
52f52c14 | 3591 | |
2729af9d | 3592 | Notes: |
c609719b | 3593 | |
6de80f21 | 3594 | * Before sending the patch, run the buildman script on your patched |
2729af9d WD |
3595 | source tree and make sure that no errors or warnings are reported |
3596 | for any of the boards. | |
c609719b | 3597 | |
2729af9d WD |
3598 | * Keep your modifications to the necessary minimum: A patch |
3599 | containing several unrelated changes or arbitrary reformats will be | |
3600 | returned with a request to re-formatting / split it. | |
c609719b | 3601 | |
2729af9d WD |
3602 | * If you modify existing code, make sure that your new code does not |
3603 | add to the memory footprint of the code ;-) Small is beautiful! | |
3604 | When adding new features, these should compile conditionally only | |
3605 | (using #ifdef), and the resulting code with the new feature | |
3606 | disabled must not need more memory than the old code without your | |
3607 | modification. | |
90dc6704 | 3608 | |
0668236b WD |
3609 | * Remember that there is a size limit of 100 kB per message on the |
3610 | u-boot mailing list. Bigger patches will be moderated. If they are | |
3611 | reasonable and not too big, they will be acknowledged. But patches | |
3612 | bigger than the size limit should be avoided. |