]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
c474a8eb MK |
2 | /* |
3 | * Copyright (C) 2009 Samsung Electronics | |
4 | * Minkyu Kang <[email protected]> | |
5 | * Kyungmin Park <[email protected]> | |
6 | * | |
7 | * Configuation settings for the SAMSUNG Universal (s5pc100) board. | |
c474a8eb MK |
8 | */ |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
13 | /* High Level Configuration Options */ | |
c474a8eb | 14 | #define CONFIG_SAMSUNG 1 /* in a SAMSUNG core */ |
889a275d | 15 | #define CONFIG_S5P 1 /* which is in a S5P Family */ |
c474a8eb | 16 | #define CONFIG_S5PC110 1 /* which is in a S5PC110 */ |
c474a8eb | 17 | |
a45ddf7a | 18 | #include <linux/sizes.h> |
c474a8eb MK |
19 | #include <asm/arch/cpu.h> /* get chip and board defs */ |
20 | ||
c474a8eb MK |
21 | /* input clock of PLL: has 24MHz input clock at S5PC110 */ |
22 | #define CONFIG_SYS_CLK_FREQ_C110 24000000 | |
23 | ||
24 | /* DRAM Base */ | |
25 | #define CONFIG_SYS_SDRAM_BASE 0x30000000 | |
26 | ||
35bea619 | 27 | /* Text Base */ |
35bea619 | 28 | |
c474a8eb MK |
29 | #define CONFIG_SETUP_MEMORY_TAGS |
30 | #define CONFIG_CMDLINE_TAG | |
2ac9a35b | 31 | #define CONFIG_REVISION_TAG |
c474a8eb | 32 | #define CONFIG_INITRD_TAG |
c474a8eb | 33 | |
2ecd7797 | 34 | /* Size of malloc() pool before and after relocation */ |
2ecd7797 | 35 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (80 << 20)) |
a45ddf7a | 36 | |
c474a8eb MK |
37 | /* |
38 | * select serial console configuration | |
39 | */ | |
c474a8eb | 40 | |
87f314e9 | 41 | /* MMC */ |
311757be | 42 | #define SDHCI_MAX_HOSTS 4 |
87f314e9 | 43 | |
96caf02f MK |
44 | /* PWM */ |
45 | #define CONFIG_PWM 1 | |
46 | ||
2d281b32 | 47 | /* USB Composite download gadget - g_dnl */ |
0fabb6af ŁM |
48 | #define CONFIG_SYS_DFU_DATA_BUF_SIZE SZ_32M |
49 | #define DFU_DEFAULT_POLL_TIMEOUT 300 | |
50 | ||
2d281b32 | 51 | /* USB Samsung's IDs */ |
e6c0bc06 SP |
52 | |
53 | #define CONFIG_G_DNL_THOR_VENDOR_NUM 0x04E8 | |
0fabb6af | 54 | #define CONFIG_G_DNL_THOR_PRODUCT_NUM 0x685D |
124c5998 ŁM |
55 | #define CONFIG_G_DNL_UMS_VENDOR_NUM 0x0525 |
56 | #define CONFIG_G_DNL_UMS_PRODUCT_NUM 0xA4A5 | |
c474a8eb MK |
57 | |
58 | /* Actual modem binary size is 16MiB. Add 2MiB for bad block handling */ | |
c474a8eb | 59 | |
2d281b32 MZ |
60 | /* partitions definitions */ |
61 | #define PARTS_CSA "csa-mmc" | |
62 | #define PARTS_BOOTLOADER "u-boot" | |
63 | #define PARTS_BOOT "boot" | |
64 | #define PARTS_ROOT "platform" | |
65 | #define PARTS_DATA "data" | |
66 | #define PARTS_CSC "csc" | |
67 | #define PARTS_UMS "ums" | |
68 | ||
69 | #define CONFIG_DFU_ALT \ | |
70 | "u-boot raw 0x80 0x400;" \ | |
71 | "uImage ext4 0 2;" \ | |
72 | "exynos3-goni.dtb ext4 0 2;" \ | |
73 | ""PARTS_ROOT" part 0 5\0" | |
74 | ||
75 | #define PARTS_DEFAULT \ | |
76 | "uuid_disk=${uuid_gpt_disk};" \ | |
77 | "name="PARTS_CSA",size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \ | |
78 | "name="PARTS_BOOTLOADER",size=60MiB," \ | |
79 | "uuid=${uuid_gpt_"PARTS_BOOTLOADER"};" \ | |
80 | "name="PARTS_BOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \ | |
81 | "name="PARTS_ROOT",size=1GiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \ | |
82 | "name="PARTS_DATA",size=3GiB,uuid=${uuid_gpt_"PARTS_DATA"};" \ | |
83 | "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \ | |
84 | "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \ | |
c474a8eb | 85 | |
a45ddf7a | 86 | #define CONFIG_BOOTCOMMAND "run mmcboot" |
c474a8eb | 87 | |
767edf0f | 88 | #define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0" |
c474a8eb | 89 | |
a45ddf7a | 90 | #define CONFIG_RAMDISK_BOOT "root=/dev/ram0 rw rootfstype=ext4" \ |
c474a8eb MK |
91 | " ${console} ${meminfo}" |
92 | ||
93 | #define CONFIG_COMMON_BOOT "${console} ${meminfo} ${mtdparts}" | |
94 | ||
c474a8eb MK |
95 | #define CONFIG_UPDATEB "updateb=onenand erase 0x0 0x100000;" \ |
96 | " onenand write 0x32008000 0x0 0x100000\0" | |
97 | ||
2ac9a35b | 98 | #define CONFIG_MISC_COMMON |
2ac9a35b | 99 | |
c474a8eb | 100 | #define CONFIG_ENV_OVERWRITE |
c474a8eb MK |
101 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
102 | CONFIG_UPDATEB \ | |
103 | "updatek=" \ | |
104 | "onenand erase 0xc00000 0x600000;" \ | |
105 | "onenand write 0x31008000 0xc00000 0x600000\0" \ | |
106 | "updateu=" \ | |
107 | "onenand erase 0x01560000 0x1eaa0000;" \ | |
108 | "onenand write 0x32000000 0x1260000 0x8C0000\0" \ | |
109 | "bootk=" \ | |
a45ddf7a | 110 | "run loaduimage;" \ |
c474a8eb MK |
111 | "bootm 0x30007FC0\0" \ |
112 | "flashboot=" \ | |
113 | "set bootargs root=/dev/mtdblock${bootblock} " \ | |
a45ddf7a | 114 | "rootfstype=${rootfstype} ${opts} " \ |
c474a8eb MK |
115 | "${lcdinfo} " CONFIG_COMMON_BOOT "; run bootk\0" \ |
116 | "ubifsboot=" \ | |
117 | "set bootargs root=ubi0!rootfs rootfstype=ubifs " \ | |
a45ddf7a | 118 | "${opts} ${lcdinfo} " \ |
c474a8eb MK |
119 | CONFIG_COMMON_BOOT "; run bootk\0" \ |
120 | "tftpboot=" \ | |
121 | "set bootargs root=ubi0!rootfs rootfstype=ubifs " \ | |
a45ddf7a MZ |
122 | "${opts} ${lcdinfo} " CONFIG_COMMON_BOOT \ |
123 | "; tftp 0x30007FC0 uImage; bootm 0x30007FC0\0" \ | |
c474a8eb MK |
124 | "ramboot=" \ |
125 | "set bootargs " CONFIG_RAMDISK_BOOT \ | |
a45ddf7a | 126 | "initrd=0x33000000,8M ramdisk=8192\0" \ |
c474a8eb | 127 | "mmcboot=" \ |
a45ddf7a MZ |
128 | "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \ |
129 | "rootfstype=${rootfstype} ${opts} ${lcdinfo} " \ | |
c474a8eb MK |
130 | CONFIG_COMMON_BOOT "; run bootk\0" \ |
131 | "boottrace=setenv opts initcall_debug; run bootcmd\0" \ | |
132 | "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \ | |
133 | "verify=n\0" \ | |
a45ddf7a | 134 | "rootfstype=ext4\0" \ |
767edf0f | 135 | "console=" CONFIG_DEFAULT_CONSOLE \ |
c474a8eb | 136 | "meminfo=mem=80M mem=256M@0x40000000 mem=128M@0x50000000\0" \ |
2d281b32 | 137 | "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x30007FC0 uImage\0" \ |
a45ddf7a MZ |
138 | "mmcdev=0\0" \ |
139 | "mmcbootpart=2\0" \ | |
140 | "mmcrootpart=5\0" \ | |
2d281b32 | 141 | "partitions=" PARTS_DEFAULT \ |
c474a8eb MK |
142 | "bootblock=9\0" \ |
143 | "ubiblock=8\0" \ | |
144 | "ubi=enabled\0" \ | |
2d281b32 MZ |
145 | "opts=always_resume=1\0" \ |
146 | "dfu_alt_info=" CONFIG_DFU_ALT "\0" | |
c474a8eb | 147 | |
c474a8eb | 148 | #define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */ |
c474a8eb MK |
149 | /* memtest works on */ |
150 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
151 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000) | |
152 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4000000) | |
153 | ||
c474a8eb | 154 | /* Goni has 3 banks of DRAM, but swap the bank */ |
c474a8eb MK |
155 | #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* OneDRAM Bank #0 */ |
156 | #define PHYS_SDRAM_1_SIZE (80 << 20) /* 80 MB in Bank #0 */ | |
157 | #define PHYS_SDRAM_2 0x40000000 /* mDDR DMC1 Bank #1 */ | |
158 | #define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in Bank #1 */ | |
159 | #define PHYS_SDRAM_3 0x50000000 /* mDDR DMC2 Bank #2 */ | |
160 | #define PHYS_SDRAM_3_SIZE (128 << 20) /* 128 MB in Bank #2 */ | |
161 | ||
162 | #define CONFIG_SYS_MONITOR_BASE 0x00000000 | |
163 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* 256 KiB */ | |
164 | ||
165 | /* FLASH and environment organization */ | |
34ecd694 | 166 | #define CONFIG_MMC_DEFAULT_DEV 0 |
34ecd694 | 167 | #define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV |
34ecd694 | 168 | #define CONFIG_ENV_OVERWRITE |
c474a8eb MK |
169 | |
170 | #define CONFIG_USE_ONENAND_BOARD_INIT | |
171 | #define CONFIG_SAMSUNG_ONENAND 1 | |
172 | #define CONFIG_SYS_ONENAND_BASE 0xB0000000 | |
173 | ||
177feff3 MK |
174 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - 0x1000000) |
175 | ||
e30824f4 | 176 | #define CONFIG_USB_GADGET_DWC2_OTG_PHY |
85776b02 | 177 | |
c474a8eb | 178 | #endif /* __CONFIG_H */ |