]> Git Repo - J-u-boot.git/blame - arch/microblaze/cpu/timer.c
SPDX: Convert all of our single license tags to Linux Kernel style
[J-u-boot.git] / arch / microblaze / cpu / timer.c
CommitLineData
83d290c5 1// SPDX-License-Identifier: GPL-2.0+
76316a31
MS
2/*
3 * (C) Copyright 2007 Michal Simek
4 *
5 * Michal SIMEK <[email protected]>
76316a31
MS
6 */
7
8#include <common.h>
9aa65cab 9#include <fdtdec.h>
76316a31 10#include <asm/microblaze_timer.h>
42efed61 11#include <asm/microblaze_intc.h>
76316a31 12
9aa65cab
MS
13DECLARE_GLOBAL_DATA_PTR;
14
76316a31 15volatile int timestamp = 0;
bcbb046b 16microblaze_timer_t *tmr;
76316a31 17
76316a31
MS
18ulong get_timer (ulong base)
19{
bcbb046b
MS
20 if (tmr)
21 return timestamp - base;
22 return timestamp++ - base;
76316a31
MS
23}
24
779bf42c
MS
25void __udelay(unsigned long usec)
26{
bcbb046b 27 u32 i;
779bf42c 28
bcbb046b
MS
29 if (tmr) {
30 i = get_timer(0);
31 while ((get_timer(0) - i) < (usec / 1000))
32 ;
bcbb046b 33 }
779bf42c 34}
779bf42c 35
9d242745 36#ifndef CONFIG_SPL_BUILD
bcbb046b 37static void timer_isr(void *arg)
76316a31
MS
38{
39 timestamp++;
40 tmr->control = tmr->control | TIMER_INTERRUPT;
41}
42
5bbcb6cf 43int timer_init (void)
76316a31 44{
bcbb046b
MS
45 int irq = -1;
46 u32 preload = 0;
47 u32 ret = 0;
9aa65cab
MS
48 const void *blob = gd->fdt_blob;
49 int node = 0;
50 u32 cell[2];
51
52 debug("TIMER: Initialization\n");
53
54 node = fdt_node_offset_by_compatible(blob, node,
55 "xlnx,xps-timer-1.00.a");
56 if (node != -1) {
57 fdt_addr_t base = fdtdec_get_addr(blob, node, "reg");
58 if (base == FDT_ADDR_T_NONE)
59 return -1;
60
61 debug("TIMER: Base addr %lx\n", base);
62 tmr = (microblaze_timer_t *)base;
63
64 ret = fdtdec_get_int_array(blob, node, "interrupts",
65 cell, ARRAY_SIZE(cell));
66 if (ret)
67 return ret;
68
69 irq = cell[0];
70 debug("TIMER: IRQ %x\n", irq);
71
72 preload = fdtdec_get_int(blob, node, "clock-frequency", 0);
73 preload /= CONFIG_SYS_HZ;
74 } else {
75 return node;
76 }
77
bcbb046b
MS
78 if (tmr && preload && irq >= 0) {
79 tmr->loadreg = preload;
80 tmr->control = TIMER_INTERRUPT | TIMER_RESET;
81 tmr->control = TIMER_ENABLE | TIMER_ENABLE_INTR |\
82 TIMER_RELOAD | TIMER_DOWN_COUNT;
83 timestamp = 0;
84 ret = install_interrupt_handler (irq, timer_isr, (void *)tmr);
85 if (ret)
86 tmr = NULL;
87 }
bcbb046b 88 /* No problem if timer is not found/initialized */
5bbcb6cf 89 return 0;
76316a31 90}
9d242745
MS
91#else
92int timer_init(void)
93{
94 return 0;
95}
96#endif
b9f0b730
SL
97
98/*
99 * This function is derived from PowerPC code (read timebase as long long).
100 * On Microblaze it just returns the timer value.
101 */
102unsigned long long get_ticks(void)
103{
104 return get_timer(0);
105}
106
107/*
108 * This function is derived from PowerPC code (timebase clock frequency).
109 * On Microblaze it returns the number of timer ticks per second.
110 */
111ulong get_tbclk(void)
112{
113 return CONFIG_SYS_HZ;
114}
This page took 0.421074 seconds and 4 git commands to generate.