]> Git Repo - J-u-boot.git/blame - configs/firefly-px30_defconfig
x86: Add support for building up an NHLT structure
[J-u-boot.git] / configs / firefly-px30_defconfig
CommitLineData
50257368
KY
1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_TEXT_BASE=0x00200000
4CONFIG_SPL_LIBCOMMON_SUPPORT=y
5CONFIG_SPL_LIBGENERIC_SUPPORT=y
6CONFIG_SYS_MALLOC_F_LEN=0x2000
c5a6e9f8 7CONFIG_SPL_TEXT_BASE=0x00000000
50257368
KY
8CONFIG_ROCKCHIP_PX30=y
9CONFIG_TARGET_EVB_PX30=y
052170c6 10CONFIG_DEBUG_UART_CHANNEL=1
50257368
KY
11CONFIG_TPL_LIBGENERIC_SUPPORT=y
12CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
13CONFIG_SPL_STACK_R_ADDR=0x600000
14CONFIG_NR_DRAM_BANKS=1
15CONFIG_DEBUG_UART_BASE=0xFF160000
16CONFIG_DEBUG_UART_CLOCK=24000000
556fd590 17CONFIG_DEBUG_UART=y
50257368
KY
18CONFIG_TPL_SYS_MALLOC_F_LEN=0x600
19# CONFIG_ANDROID_BOOT_IMAGE is not set
20CONFIG_FIT=y
21CONFIG_FIT_VERBOSE=y
22CONFIG_SPL_LOAD_FIT=y
23# CONFIG_CONSOLE_MUX is not set
3176d47d 24CONFIG_DEFAULT_FDT_FILE="rockchip/px30-firefly.dtb"
50257368
KY
25CONFIG_MISC_INIT_R=y
26# CONFIG_DISPLAY_CPUINFO is not set
27CONFIG_DISPLAY_BOARDINFO_LATE=y
28CONFIG_SPL_BOOTROM_SUPPORT=y
29# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
30CONFIG_SPL_STACK_R=y
31# CONFIG_TPL_BANNER_PRINT is not set
32CONFIG_SPL_CRC32_SUPPORT=y
33CONFIG_SPL_ATF=y
34# CONFIG_TPL_FRAMEWORK is not set
35# CONFIG_CMD_BOOTD is not set
50257368
KY
36# CONFIG_CMD_ELF is not set
37# CONFIG_CMD_IMI is not set
38# CONFIG_CMD_XIMG is not set
39# CONFIG_CMD_LZMADEC is not set
40# CONFIG_CMD_UNZIP is not set
50257368
KY
41CONFIG_CMD_GPT=y
42# CONFIG_CMD_LOADB is not set
43# CONFIG_CMD_LOADS is not set
44CONFIG_CMD_MMC=y
45CONFIG_CMD_USB=y
46CONFIG_CMD_USB_MASS_STORAGE=y
47# CONFIG_CMD_ITEST is not set
48# CONFIG_CMD_SETEXPR is not set
49# CONFIG_CMD_MISC is not set
50# CONFIG_SPL_DOS_PARTITION is not set
51# CONFIG_ISO_PARTITION is not set
52CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64
53CONFIG_SPL_OF_CONTROL=y
54CONFIG_OF_LIVE=y
3176d47d 55CONFIG_DEFAULT_DEVICE_TREE="px30-firefly"
50257368
KY
56CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
57CONFIG_ENV_IS_IN_MMC=y
58CONFIG_SYS_RELOC_GD_ENV_ADDR=y
59CONFIG_REGMAP=y
60CONFIG_SPL_REGMAP=y
61CONFIG_SYSCON=y
62CONFIG_SPL_SYSCON=y
63CONFIG_CLK=y
64CONFIG_SPL_CLK=y
65CONFIG_FASTBOOT_BUF_ADDR=0x800800
66CONFIG_FASTBOOT_BUF_SIZE=0x04000000
50257368
KY
67CONFIG_ROCKCHIP_GPIO=y
68CONFIG_SYS_I2C_ROCKCHIP=y
69CONFIG_MISC=y
70CONFIG_ROCKCHIP_OTP=y
71CONFIG_MMC_DW=y
72CONFIG_MMC_DW_ROCKCHIP=y
73CONFIG_PHY_REALTEK=y
74CONFIG_DM_ETH=y
75CONFIG_ETH_DESIGNWARE=y
76CONFIG_GMAC_ROCKCHIP=y
77CONFIG_PINCTRL=y
78CONFIG_DM_PMIC=y
79CONFIG_PMIC_RK8XX=y
80CONFIG_REGULATOR_PWM=y
81CONFIG_DM_REGULATOR_FIXED=y
82CONFIG_REGULATOR_RK8XX=y
83CONFIG_PWM_ROCKCHIP=y
84CONFIG_RAM=y
85CONFIG_SPL_RAM=y
86CONFIG_TPL_RAM=y
87CONFIG_ROCKCHIP_SDRAM_COMMON=y
88CONFIG_DM_RESET=y
89# CONFIG_SPECIFY_CONSOLE_INDEX is not set
50257368
KY
90CONFIG_DEBUG_UART_SHIFT=2
91CONFIG_DEBUG_UART_SKIP_INIT=y
92CONFIG_SOUND=y
93CONFIG_SYSRESET=y
50257368
KY
94CONFIG_DM_THERMAL=y
95CONFIG_USB=y
96CONFIG_USB_EHCI_HCD=y
97CONFIG_USB_EHCI_GENERIC=y
98CONFIG_USB_GADGET=y
99CONFIG_USB_GADGET_DWC2_OTG=y
100CONFIG_DM_VIDEO=y
101CONFIG_DISPLAY=y
102CONFIG_LCD=y
103CONFIG_SPL_TINY_MEMSET=y
104CONFIG_TPL_TINY_MEMSET=y
50257368
KY
105CONFIG_LZO=y
106CONFIG_ERRNO_STR=y
107# CONFIG_EFI_LOADER is not set
This page took 0.090389 seconds and 4 git commands to generate.