]> Git Repo - J-u-boot.git/blame - configs/phycore_am62x_r5_defconfig
Merge branch 'next' of https://source.denx.de/u-boot/custodians/u-boot-sh into next
[J-u-boot.git] / configs / phycore_am62x_r5_defconfig
CommitLineData
085cd645
WE
1CONFIG_ARM=y
2CONFIG_ARCH_K3=y
3CONFIG_SYS_MALLOC_LEN=0x08000000
4CONFIG_SYS_MALLOC_F_LEN=0x9000
5CONFIG_SPL_LIBCOMMON_SUPPORT=y
6CONFIG_SPL_LIBGENERIC_SUPPORT=y
7CONFIG_NR_DRAM_BANKS=2
8CONFIG_SOC_K3_AM625=y
0be40237 9CONFIG_PHYTEC_SOM_DETECTION=y
085cd645
WE
10CONFIG_TARGET_PHYCORE_AM62X_R5=y
11CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
12CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x43c3a7f0
13CONFIG_SF_DEFAULT_SPEED=25000000
14CONFIG_SF_DEFAULT_MODE=0
15CONFIG_ENV_SIZE=0x20000
16CONFIG_DM_GPIO=y
17CONFIG_SPL_DM_SPI=y
18CONFIG_DEFAULT_DEVICE_TREE="k3-am625-r5-phycore-som-2gb"
085cd645
WE
19CONFIG_DM_RESET=y
20CONFIG_SPL_MMC=y
21CONFIG_SPL_SERIAL=y
22CONFIG_SPL_DRIVERS_MISC=y
23CONFIG_SPL_STACK_R_ADDR=0x82000000
24CONFIG_SPL_SYS_MALLOC_F_LEN=0x7000
867e16ae 25CONFIG_SPL_TEXT_BASE=0x43c00000
18e791c4
TR
26CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
27CONFIG_SPL_BSS_START_ADDR=0x43c3b000
28CONFIG_SPL_BSS_MAX_SIZE=0x3000
29CONFIG_SPL_STACK_R=y
085cd645
WE
30CONFIG_SPL_SIZE_LIMIT=0x3A7F0
31CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x3500
32CONFIG_SPL_FS_FAT=y
33CONFIG_SPL_LIBDISK_SUPPORT=y
34CONFIG_SPL_SPI_FLASH_SUPPORT=y
35CONFIG_SPL_SPI=y
36CONFIG_SPL_LOAD_FIT=y
37CONFIG_SPL_LOAD_FIT_ADDRESS=0x80080000
38# CONFIG_DISPLAY_CPUINFO is not set
39CONFIG_SPL_SIZE_LIMIT_SUBTRACT_GD=y
40CONFIG_SPL_SIZE_LIMIT_SUBTRACT_MALLOC=y
41CONFIG_SPL_MAX_SIZE=0x3B000
42CONFIG_SPL_PAD_TO=0x0
085cd645
WE
43CONFIG_SPL_SYS_REPORT_STACK_F_USAGE=y
44CONFIG_SPL_SYS_MALLOC_SIMPLE=y
085cd645
WE
45CONFIG_SPL_SEPARATE_BSS=y
46CONFIG_SPL_SYS_MALLOC=y
47CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
48CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x84000000
49CONFIG_SPL_SYS_MALLOC_SIZE=0x1000000
50CONFIG_SPL_EARLY_BSS=y
2a00d73d 51CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
085cd645 52CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400
0be40237 53CONFIG_SPL_I2C=y
085cd645
WE
54CONFIG_SPL_DM_MAILBOX=y
55CONFIG_SPL_DM_SPI_FLASH=y
56CONFIG_SPL_DM_RESET=y
57CONFIG_SPL_POWER_DOMAIN=y
085cd645
WE
58CONFIG_SPL_RAM_DEVICE=y
59CONFIG_SPL_REMOTEPROC=y
60# CONFIG_SPL_SPI_FLASH_TINY is not set
61CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
62CONFIG_SPL_SPI_LOAD=y
63CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000
64CONFIG_SPL_YMODEM_SUPPORT=y
65CONFIG_HUSH_PARSER=y
66CONFIG_CMD_ASKENV=y
67CONFIG_CMD_DFU=y
68CONFIG_CMD_GPT=y
69CONFIG_CMD_MMC=y
70CONFIG_CMD_REMOTEPROC=y
71# CONFIG_CMD_SETEXPR is not set
72CONFIG_CMD_TIME=y
73CONFIG_CMD_FAT=y
74CONFIG_OF_CONTROL=y
75CONFIG_SPL_OF_CONTROL=y
76CONFIG_SPL_MULTI_DTB_FIT=y
77CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
78CONFIG_SYS_RELOC_GD_ENV_ADDR=y
79CONFIG_SPL_DM=y
80CONFIG_SPL_DM_SEQ_ALIAS=y
81CONFIG_REGMAP=y
82CONFIG_SPL_REGMAP=y
83CONFIG_SPL_OF_TRANSLATE=y
84CONFIG_CLK=y
85CONFIG_SPL_CLK=y
86CONFIG_SPL_CLK_CCF=y
87CONFIG_SPL_CLK_K3_PLL=y
88CONFIG_SPL_CLK_K3=y
89CONFIG_TI_SCI_PROTOCOL=y
90CONFIG_DA8XX_GPIO=y
0be40237 91CONFIG_DM_I2C=y
08f512cf 92CONFIG_SYS_I2C_OMAP24XX=y
085cd645
WE
93CONFIG_DM_MAILBOX=y
94CONFIG_K3_SEC_PROXY=y
95CONFIG_SPL_MISC=y
96CONFIG_ESM_K3=y
97CONFIG_SUPPORT_EMMC_BOOT=y
98CONFIG_MMC_SDHCI=y
99CONFIG_MMC_SDHCI_ADMA=y
100CONFIG_SPL_MMC_SDHCI_ADMA=y
101CONFIG_MMC_SDHCI_AM654=y
db04ff42 102CONFIG_MTD=y
085cd645
WE
103CONFIG_DM_SPI_FLASH=y
104CONFIG_SPI_FLASH_SFDP_SUPPORT=y
105# CONFIG_SPI_FLASH_SMART_HWCAPS is not set
106CONFIG_SPI_FLASH_SOFT_RESET=y
107CONFIG_SPI_FLASH_SOFT_RESET_ON_BOOT=y
085cd645
WE
108CONFIG_SPI_FLASH_STMICRO=y
109CONFIG_SPI_FLASH_MT35XU=y
110CONFIG_PINCTRL=y
111# CONFIG_PINCTRL_GENERIC is not set
112CONFIG_SPL_PINCTRL=y
113# CONFIG_SPL_PINCTRL_GENERIC is not set
114CONFIG_PINCTRL_SINGLE=y
115CONFIG_POWER_DOMAIN=y
116CONFIG_TI_POWER_DOMAIN=y
117CONFIG_K3_SYSTEM_CONTROLLER=y
118CONFIG_REMOTEPROC_TI_K3_ARM64=y
119CONFIG_RESET_TI_SCI=y
120CONFIG_SPECIFY_CONSOLE_INDEX=y
121CONFIG_DM_SERIAL=y
122CONFIG_SOC_DEVICE=y
123CONFIG_SOC_DEVICE_TI_K3=y
124CONFIG_SOC_TI=y
125CONFIG_SPI=y
126CONFIG_DM_SPI=y
127CONFIG_CADENCE_QSPI=y
128CONFIG_TIMER=y
129CONFIG_SPL_TIMER=y
130CONFIG_OMAP_TIMER=y
131CONFIG_LIB_RATIONAL=y
132CONFIG_SPL_LIB_RATIONAL=y
This page took 0.146758 seconds and 4 git commands to generate.