]>
Commit | Line | Data |
---|---|---|
047375bf NI |
1 | /* |
2 | * Configuation settings for the Hitachi Solution Engine 7750 | |
3 | * | |
4 | * Copyright (C) 2007 Nobuhiro Iwamatsu <[email protected]> | |
5 | * | |
6 | * See file CREDITS for list of people who contributed to this | |
7 | * project. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation; either version 2 of | |
12 | * the License, or (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
22 | * MA 02111-1307 USA | |
23 | */ | |
24 | ||
25 | #ifndef __MS7750SE_H | |
26 | #define __MS7750SE_H | |
69df3c4d | 27 | |
69df3c4d NI |
28 | #define CONFIG_SH 1 |
29 | #define CONFIG_SH4 1 | |
30 | #define CONFIG_CPU_SH7750 1 | |
047375bf NI |
31 | /* #define CONFIG_CPU_SH7751 1 */ |
32 | /* #define CONFIG_CPU_TYPE_R 1 */ | |
69df3c4d NI |
33 | #define CONFIG_MS7750SE 1 |
34 | #define __LITTLE_ENDIAN__ 1 | |
35 | ||
047375bf NI |
36 | /* |
37 | * Command line configuration. | |
38 | */ | |
61fb15c5 | 39 | /*#include <config_cmd_default.h>*/ |
047375bf NI |
40 | |
41 | #define CONFIG_CMD_DFL | |
42 | #define CONFIG_CMD_FLASH | |
bdab39d3 | 43 | #define CONFIG_CMD_SAVEENV |
69df3c4d | 44 | |
6c58a030 | 45 | #define CONFIG_SCIF_CONSOLE 1 |
69df3c4d NI |
46 | #define CONFIG_BAUDRATE 38400 |
47 | #define CONFIG_CONS_SCIF1 1 | |
48 | #define BOARD_LATE_INIT 1 | |
49 | ||
69df3c4d | 50 | #define CONFIG_BOOTDELAY -1 |
53677ef1 | 51 | #define CONFIG_BOOTARGS "console=ttySC0,38400" |
69df3c4d NI |
52 | #define CONFIG_ENV_OVERWRITE 1 |
53 | ||
047375bf | 54 | /* SDRAM */ |
6d0f6bcf JCPV |
55 | #define CONFIG_SYS_SDRAM_BASE (0x8C000000) |
56 | #define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024) | |
57 | ||
58 | #define CONFIG_SYS_LONGHELP | |
59 | #define CONFIG_SYS_PROMPT "=> " | |
60 | #define CONFIG_SYS_CBSIZE 256 | |
61 | #define CONFIG_SYS_PBSIZE 256 | |
62 | #define CONFIG_SYS_MAXARGS 16 | |
63 | #define CONFIG_SYS_BARGSIZE 512 | |
047375bf | 64 | /* List of legal baudrate settings for this board */ |
6d0f6bcf | 65 | #define CONFIG_SYS_BAUDRATE_TABLE { 115200, 57600, 38400, 19200, 9600 } |
69df3c4d | 66 | |
6d0f6bcf JCPV |
67 | #define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE) |
68 | #define CONFIG_SYS_MEMTEST_END (TEXT_BASE - 0x100000) | |
69df3c4d | 69 | |
047375bf | 70 | /* NOR Flash */ |
6d0f6bcf JCPV |
71 | /* #define CONFIG_SYS_FLASH_BASE (0xA1000000)*/ |
72 | #define CONFIG_SYS_FLASH_BASE (0xA0000000) | |
73 | #define CONFIG_SYS_MAX_FLASH_BANKS (1) /* Max number of | |
53677ef1 WD |
74 | * Flash memory banks |
75 | */ | |
6d0f6bcf JCPV |
76 | #define CONFIG_SYS_MAX_FLASH_SECT 142 |
77 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } | |
69df3c4d | 78 | |
6d0f6bcf JCPV |
79 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4 * 1024 * 1024) |
80 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE) /* Address of u-boot image in Flash */ | |
81 | #define CONFIG_SYS_MONITOR_LEN (128 * 1024) | |
82 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Size of DRAM reserved for malloc() use */ | |
69df3c4d | 83 | |
6d0f6bcf JCPV |
84 | #define CONFIG_SYS_GBL_DATA_SIZE (256) /* size in bytes reserved for initial data */ |
85 | #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024) | |
86 | #define CONFIG_SYS_RX_ETH_BUFFER (8) | |
69df3c4d | 87 | |
6d0f6bcf | 88 | #define CONFIG_SYS_FLASH_CFI |
00b1883a | 89 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
90 | #undef CONFIG_SYS_FLASH_CFI_BROKEN_TABLE |
91 | #undef CONFIG_SYS_FLASH_QUIET_TEST | |
92 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ | |
69df3c4d | 93 | |
69df3c4d | 94 | |
5a1aceb0 | 95 | #define CONFIG_ENV_IS_IN_FLASH |
0e8d1586 JCPV |
96 | #define CONFIG_ENV_SECT_SIZE 0x20000 |
97 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) | |
6d0f6bcf JCPV |
98 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) |
99 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 | |
100 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 | |
69df3c4d | 101 | |
047375bf | 102 | /* Board Clock */ |
69df3c4d | 103 | #define CONFIG_SYS_CLK_FREQ 33333333 |
be45c632 | 104 | #define CONFIG_SYS_TMU_CLK_DIV 4 |
8dd29c87 | 105 | #define CONFIG_SYS_HZ 1000 |
69df3c4d | 106 | |
047375bf | 107 | #endif /* __MS7750SE_H */ |